



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2022-2023 FALL

Combinational Circuits in Verilog

December 10, 2022

Student name:
Eren GÜL

Student Number:
b2200356037

1 Problem Definition

A 4-bit 2's complementer circuit takes a 4-bit wide binary number as input, and produces a single 4-bit wide output that corresponds to its 2's complement. E.g., If the input is binary coded 3 (0011), the output is binary coded -3 (1101).




Figure 1: 2's complementer

A multiplexer (MUX) is a combinational logic circuit designed to switch one of several input lines through to a single common output line by the application of a control signal. A MUX has a maximum of 2^n data inputs. One of the inputs is connected to the output based on the value of the selection line(s). There will be 2^n possible combinations of 1s and 0s since there are 'n' selection lines. In a 4-bit 2-to-1 MUX, only one out of two 4-bit wide inputs is selected as the output based on a 1-bit select signal.




Figure 2: 4-bit 2-to-1 MUX

A full adder is a combinational logic circuit that forms the arithmetic sum of three binary numbers. A full adder consists of three inputs and two outputs. Two of the input variables denoted by A and B represent the two numbers to be added. The remaining input variable Cin represents the carry from the previous summation. The two outputs of the logic circuit consist of the summation result and output carry Cout. A 4-Bit Ripple Carry Adder can be implemented by instantiating four 1-Bit Full Adder modules.




Figure 3: 1-bit full adder




Figure 4: 4-bit ripple carry adder

A 4-bit adder/subtractor circuit has two 4-bit inputs A and B, and a 1-bit input subtract. A and B are the numbers that will be either added or subtracted, while subtract is the mode signal: when subtract is 1 (HIGH), subtraction should be performed (Result = A - B), whereas when subtract is 0 (LOW), addition should be performed (Result = A + B). This circuit has two outputs: one 4-bit output Result and one 1-bit output Cout. Result will output the result of the desired computation on the input numbers A and B (either their sum or difference), whereas Cout will output any carry-out resulting from the calculation. A 4-bit adder/subtractor circuit can be implemented with the previously defined modules.




Figure 5: 4-bit adder/subtractor

2 Solution Implementation

2's complementer

```
1 module two_s_complement(In,Out);
2     input [3:0] In;
3     output [3:0] Out;
4
5     // Assign values to outputs
6     assign Out[3] = In[3] ^ (In[2] | In[1] | In[0]);
7     assign Out[2] = In[2] ^ (In[1] | In[0]);
8     assign Out[1] = In[1] ^ In[0];
9     assign Out[0] = In[0];
10 endmodule
```

4-bit 2-to-1 MUX

```
1 module four_bit_2x1_mux(In_1, In_0, Select, Out);
2     input [3:0] In_1;
3     input [3:0] In_0;
4     input Select;
5     output [3:0] Out;
6
7     // Assign value to output
8     assign Out = Select ? In_1 : In_0;
9 endmodule
```

1-bit full adder

```
1 module full_adder(
2     input A,
3     input B,
4     input Cin,
5     output S,
6     output Cout
7 );
8
9     // Assign values to outputs
10    assign S = (A ^ B) ^ Cin;
11    assign Cout = (A & B) | (B & Cin) | (Cin & A);
12
13 endmodule
```

4-bit ripple carry adder

```
1 module four_bit_rca(
2     input [3:0] A,
3     input [3:0] B,
4     input Cin,
5     output [3:0] S,
6     output Cout
```

```

7 );
8     wire[2:0] Carries; // Declaring carries as wire
9     // Using full_adder module for structural design with explicit association
10    full_adder FA1(.A(A[0]), .B(B[0]), .Cin(Cin), .S(S[0]), .Cout(Carries[0]));
11    full_adder FA2(.A(A[1]), .B(B[1]), .Cin(Carries[0]), .S(S[1]), .Cout(Carries[1]));
12    full_adder FA3(.A(A[2]), .B(B[2]), .Cin(Carries[1]), .S(S[2]), .Cout(Carries[2]));
13    full_adder FA4(.A(A[3]), .B(B[3]), .Cin(Carries[2]), .S(S[3]), .Cout(Cout));
14 endmodule

```

4-bit adder/subtractor

```

1 module four_bit_adder_subtractor(A, B, subtract, Result, Cout);
2     input [3:0] A;
3     input [3:0] B;
4     input subtract;
5     output [3:0] Result;
6     output Cout;
7     wire [3:0] ComplementB; // Result of TC
8     wire [3:0] MUXResult; // Result of MUX
9
10    // Used previous modules for structural design with explicit association
11    two_s_complement TC(.In(B), .Out(ComplementB));
12    four_bit_2x1_mux MUX(.In_1(B), .In_0(ComplementB), .Select(~subtract), .Out(MUXResult));
13    four_bit_rca RCA(.A(A), .B(MUXResult), .Cin(1'b0), .S(Result), .Cout(Cout));
14
15 endmodule

```

3 Testbench Implementation

2's complementer

```

1 `timescale 1ns/10ps
2 module two_s_complement_tb;
3     // Declaring inputs as regs
4     reg[3:0] In;
5     reg[3:0] count = 4'b0000;
6     // Declaring output as wire
7     wire[3:0] Out;
8     integer i; // Integer used in for loop
9
10    two_s_complement UUT(In, Out); // Instantiate UUT
11
12    initial begin // Generating stimuli
13        $dumpfile("result0.vcd");
14        $dumpvars;
15        for (i = 0; i < 16; i++) begin
16            {In[3], In[2], In[1], In[0]} = count;
17            count += 1;

```

```

18         #10;
19     end
20     $finish;
21 end
22
23 endmodule

```

4-bit 2-to-1 MUX

```

1  `timescale 1ns/10ps
2  module four_bit_2x1_mux_tb;
3      // Declaring inputs as regs
4      reg [3:0] In_1;
5      reg [3:0] In_0;
6      reg Select;
7      // Declaring output as wire
8      wire [3:0] Out;
9      // Declaring integers to use in for loops
10     integer i;
11     integer j;
12     integer k;
13     // Declaring binary numbers as regs to test all cases of inputs
14     reg selectCount = 0;
15     reg [3:0] count1 = 4'b0000;
16     reg [3:0] count0 = 4'b0000;
17
18     four_bit_2x1_mux UUT(In_1, In_0, Select, Out); // Instantiate UUT
19
20     initial begin // Generating stimuli
21         $dumpfile("result1.vcd");
22         $dumpvars;
23         for (i = 0; i < 2; i++) begin
24             Select = selectCount;
25             selectCount += 1;
26             for (j = 0; j < 16; j++) begin
27                 // Assign count1 to In_1
28                 {In_1[3], In_1[2], In_1[1], In_1[0]} = count1;
29                 count1 += 1;
30                 for (k = 0; k < 16; k++) begin
31                     // Assign count0 to In_0
32                     {In_0[3], In_0[2], In_0[1], In_0[0]} = count0;
33                     count0 += 1;
34                     #10;
35                 end
36                 count0 = 0;
37                 #10;
38             end
39             count1 = 0;
40             #10;

```

```

41         end
42     $finish;
43 end
44
45 endmodule

1-bit full adder

1  `timescale 1 ns/10 ps
2  module full_adder_tb;
3      reg A, B, Cin; // Declaring inputs as regs
4      wire S, Cout; // Declaring outputs as wires
5      integer i; // Declaring integer to use in for loop
6      // Declaring binary number as reg to test all cases of inputs
7      reg [3:0] count = 4'b0000;
8
9      full_adder UUT(A, B, Cin, S, Cout); // Instantiate UUT
10
11     initial begin // Generating stimuli
12         $dumpfile("result2.vcd");
13         $dumpvars;
14         for (i = 0; i < 8; i++) begin
15             // Assign count to all inputs
16             {A, B, Cin} = count;
17             count += 1;
18             #10;
19         end
20         $finish;
21     end
22
23 endmodule

4-bit ripple carry adder

1  `timescale 1 ns/10 ps
2  module four_bit_rca_tb;
3      // Declaring inputs as regs
4      reg [3:0] A, B;
5      reg Cin;
6      // Declaring outputs as wires
7      wire [3:0] S;
8      wire Cout;
9      // Declaring integers to use in for loops
10     integer i;
11     integer j;
12     integer k;
13     // Declaring binary numbers as regs to test all cases of inputs
14     reg [3:0] countA = 4'b0000;
15     reg [3:0] countB = 4'b0000;
16

```

```

17 four_bit_rca UUT(.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout)); // Instantiate UUT
18
19 initial begin // Generating stimuli
20     $dumpfile("result3.vcd");
21     $dumpvars;
22     for (i = 0; i < 2; i++) begin
23         Cin = i;
24         for (j = 0; j < 16; j++) begin
25             // Assign countA to input A
26             {A[3], A[2], A[1], A[0]} = countA;
27             countA += 1;
28             for (k = 0; k < 16; k++) begin
29                 // Assign countB to input B
30                 {B[3], B[2], B[1], B[0]} = countB;
31                 countB += 1;
32                 #10;
33             end
34             countB = 0;
35             #10;
36         end
37         countA = 0;
38         #10;
39     end
40     $finish;
41 end
42
43 endmodule

```

4-bit adder/subtractor

```

1  `timescale 1ns/1ps
2  module four_bit_adder_subtractor_tb;
3      // Declaring inputs as regs
4      reg [3:0] A, B;
5      reg subtract;
6      // Declaring outputs as wires
7      wire [3:0] Result;
8      wire Cout;
9      // Declaring integers to use in for loops
10     integer i;
11     integer j;
12     integer k;
13     // Declaring binary numbers as regs to test all cases of inputs
14     reg [3:0] countA = 4'b0000;
15     reg [3:0] countB = 4'b0000;
16
17     // Instantiate UUT
18     four_bit_adder_subtractor UUT(.A(A), .B(B), .subtract(subtract), .Result(Result),
19

```



```

20     initial begin // Generating stimuli
21         $dumpfile("result4.vcd");
22         $dumpvars;
23         for (i = 0; i < 2; i++) begin
24             subtract = i;
25             for (j = 0; j < 16; j++) begin
26                 // Assign countA to input A
27                 {A[3], A[2], A[1], A[0]} = countA;
28                 countA += 1;
29                 for (k = 0; k < 16; k++) begin
30                     // Assign countB to input B
31                     {B[3], B[2], B[1], B[0]} = countB;
32                     countB += 1;
33                     #10;
34                 end
35                 countB = 0;
36                 #10;
37             end
38             countA = 0;
39             #10;
40         end
41     $finish;
42 end
43
44 endmodule

```

4 Results

2's complementer




Figure 6: Resulting waveform of 2's complementer

4-bit 2-to-1 MUX




Figure 7: Resulting waveform of 4-bit 2-to-1 MUX

1-bit full adder




Figure 8: Resulting waveform of 1-bit full adder

4-bit ripple carry adder




Figure 9: Resulting waveform of 4-bit ripple carry adder

4-bit adder/subtractor




Figure 10: Resulting waveform of 4-bit adder/subtractor

References

- <https://cdn-uploads.piazza.com/paste/itmvmweb267cd/1e748d391563184df77907a5a81401e0692b>
VerilogIntro.pdf
- <https://cdn-uploads.piazza.com/paste/itmvmweb267cd/20ca9bf7d8564d6df9dde83eddf107faef5>
IcarusVerilogGuide2022.pdf