



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2022 FALL

Sequential Circuits in Verilog

December 30, 2022

Student name:
Eren GÜL

Student Number:
b2200356037

1 Problem Definition

For this experiment, we are supposed to design a Binary/Gray Code Counter circuit using Verilog. The circuit should be designed to count up in binary or gray code depending on the 1-bit mode input variable, as illustrated in the state diagram below. If mode is 0, it should count in natural binary, otherwise it should count in gray code. The circuit we design should also have another 1-bit input variable reset, which resets the circuit state to the start state 000.




Figure 1: 3-bit Binary/Gray Counter




Figure 2: Counter State Diagram

2 Solution Implementation

The state transition table is given below.

Present State				Next State		
A	B	C	mode	A	B	C
0	0	0	0	0	0	1
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	1	1
0	1	0	1	1	1	0
0	1	1	0	1	0	0
0	1	1	1	0	1	0
1	0	0	0	1	0	1
1	0	0	1	0	0	0
1	0	1	0	1	1	0
1	0	1	1	1	0	0
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	0	0	0
1	1	1	1	1	0	1

Figure 3: Counter State Table

For the first part of this experiment, we are going to need 3 D flip flops. The K-maps and input equations are given below for each one of them. (Renamed mode to x)



Figure 4: D_A K-map




Figure 5: D_B K-map




Figure 6: D_C K-map

$$D_A = BC'x + A'BCx' + AB'x' + ACx + AC'x'$$

$$D_B = BC' + B'Cx' + A'Cx$$

$$D_C = A'B'x + C'x' + ABx$$

The design schematic using D flip flops is given below.




Figure 7: Design Schematic that uses D flip-flops

For the second part of this experiment, we are going to need 3 JK flip flops. The K-maps and input equations are given next page for each one of them.

J_A	C,x				
		00	01	11	10
A,B	00	0	0	0	0
	01	0	1	0	1
	11	-	-	-	-
	10	-	-	-	-

Figure 8: J_A K-map

K_A	C,x				
		00	01	11	10
A,B	00	-	-	-	-
	01	-	-	-	-
	11	0	0	0	1
	10	0	1	0	0

Figure 9: K_A K-map

J_B	C,x				
		00	01	11	10
A,B	00	0	0	1	1
	01	-	-	-	-
	11	-	-	-	-
	10	0	0	0	1

Figure 10: J_B K-map

K_B	C,x				
		00	01	11	10
A,B	00	-	-	-	-
	01	0	0	0	1
	11	0	0	1	1
	10	-	-	-	-

Figure 11: K_B K-map

J_C	C,x				
		00	01	11	10
A,B	00	1	1	-	-
	01	1	0	-	-
	11	1	1	-	-
	10	1	0	-	-

Figure 12: J_C K-map

K_C	C,x				
		00	01	11	10
A,B	00	-	-	0	1
	01	-	-	1	1
	11	-	-	0	1
	10	-	-	1	1

Figure 13: K_C K-map

$$\begin{aligned}
J_A &= BC'x + BCx' \\
K_A &= B'C'x + BCx' \\
J_B &= A'C + Cx' \\
K_B &= Cx' + AC \\
J_C &= A'B' + x' + AB \\
K_C &= x' + A'B + AB'
\end{aligned}$$

The design schematic using JK flip flops is given below.




Figure 14: Design Schematic that uses JK flip-flops

Verilog code solutions for all the specified modules are given below.

```
1 module dff_sync_res(D, clk, sync_reset, Q);
2     input D;
3     input clk;
4     input sync_reset;
5     output reg Q;
6
7     // Change state at positive edge of clock
8     always @(posedge clk)
9     begin
10         if(sync_reset==1'b1)
11             Q <= 1'b0;
12         else
13             Q <= D;
14     end
15
16 endmodule

```

```
1 module jk_sync_res(J, K, clk, sync_reset, Q);
2     input J;
3     input K;
4     input clk;
5     input sync_reset;
6     output reg Q;
7
8     // Change state at positive edge of clock
9     always @(posedge clk)
10    begin
11        if(sync_reset==1'b1)
12            Q <= 1'b0;
13        else
14            case ({J,K})
15                2'b00 : Q <= Q;
16                2'b01 : Q <= 1'b0;
17                2'b10 : Q <= 1'b1;
18                2'b11 : Q <= ~Q;
19            endcase
20    end
21
22 endmodule

```

```
1 module counter_d(input reset, input clk, input mode, output [2:0] count);
2
3     // present_state[2] = A
4     // present_state[1] = B
5     // present_state[0] = C
6     reg [2:0] present_state = 2'b00;

```

```

7      // next_state[2] = D_A
8      // next_state[1] = D_B
9      // next_state[0] = D_C
10     wire [2:0] next_state;
11
12     // Used D flip flops in this part for structural design with explicit
13     // association
14     dff_sync_res D_A(.D((present_state[1] & ~present_state[0] & mode) | (~
15     present_state[2] & present_state[1] & present_state[0] & ~mode) | (
16     present_state[2] & ~present_state[1] & ~mode) | (present_state[2] &
17     present_state[0] & mode) | (present_state[2] & ~present_state[0] &
18     ~mode)), .clk(clk), .sync_reset(reset), .Q(next_state[2]));
19
20     dff_sync_res D_B(.D((present_state[1] & ~present_state[0]) | (~
21     present_state[1] & present_state[0] & ~mode) | (~present_state[2] &
22     present_state[0] & mode)), .clk(clk), .sync_reset(reset), .Q(
23     next_state[1]));
24
25     dff_sync_res D_C(.D((~present_state[2] & ~present_state[1] & mode) |
26     (~present_state[0] & ~mode) | (present_state[2] & present_state[1]
27     & mode)), .clk(clk), .sync_reset(reset), .Q(next_state[0]));
28
29     // Whenever there is a next state, update present state
30     always @(next_state) begin
31         present_state <= next_state;
32     end
33
34     // Assign present state to output count
35     assign count[2] = present_state[2];
36     assign count[1] = present_state[1];
37     assign count[0] = present_state[0];
38
39 endmodule

```

```

1 module counter_jk(input reset, input clk, input mode, output [2:0] count);
2
3     // present_state[2] = A
4     // present_state[1] = B
5     // present_state[0] = C
6     reg [2:0] present_state = 2'b00;
7     // next_state[2] = JK_A
8     // next_state[1] = JK_B
9     // next_state[0] = JK_C
10    wire [2:0] next_state;
11
12    // Used JK flip flops in this part for structural design with explicit
13    // association
14    jk_sync_res JK_A(.J((present_state[1] & ~present_state[0] & mode) | (

```



```

14     present_state[1] & present_state[0] & ~mode)), .K((~present_state[1
15 ] & ~present_state[0] & mode) | (present_state[1] & present_state[0
    ] & ~mode)), .clk(clk), .sync_reset(reset), .Q(next_state[2]));

16
17 jk_sync_res JK_B(.J((~present_state[2] & present_state[0]) | (
    present_state[0] & ~mode)), .K((present_state[0] & ~mode) | (
    present_state[2] & present_state[0])), .clk(clk), .sync_reset(reset
    ), .Q(next_state[1]));

16
17 jk_sync_res JK_C(.J((~present_state[2] & ~present_state[1]) | (~mode)
    | (present_state[2] & present_state[1])), .K((~mode) | (~
    present_state[2] & present_state[1]) | (present_state[2] & ~
    present_state[1])), .clk(clk), .sync_reset(reset), .Q(next_state[0]
    ));

18
19 // Whenever there is a next state, update present state
20 always @(next_state) begin
21     present_state <= next_state;
22 end
23
24 // Assign present state to output count
25 assign count[2] = present_state[2];
26 assign count[1] = present_state[1];
27 assign count[0] = present_state[0];
28
29 endmodule

```

3 Testbench Implementation

```

1  `timescale 1ns/1ps
2
3  module counter_tb;
4      reg reset, clk, mode; // Inputs
5      wire [2:0] count; // Output
6      integer i; // Integer for the for loop
7
8      reg counter = 1'b0;
9
10     // Instantiate UUTs
11     counter_d uut(reset, clk, mode, count);
12     counter_jk c1(reset, clk, mode, count);
13
14     // Increment mode by 1
15     initial begin
16         for (i = 0; i < 2; i++) begin
17             mode = counter;

```

```

18         counter += 1;
19         #122;
20     end
21     $finish;
22 end
23
24 // Update reset values
25 initial begin
26     $dumpvars;
27     reset <= 1; #22;
28     reset <= 0; #200;
29     reset <= 1; #20;
30     $finish;
31 end
32
33 initial begin // Generate clock
34     clk = 0;
35     forever begin
36         #5;
37         clk = ~clk; // Change every 10ns
38     end
39 end
40
41 endmodule

```

4 Results

The obtained waveforms are given below.




Figure 15: Obtained Waveform for the First Part




Figure 16: Obtained Waveform for the Second Part

From results, we see that at every positive edge of clock, the states change. When mode is 0, the circuit counts up in natural binary and when the mode is 1, the circuit counts up in gray code. If reset is 1, the state becomes 000.

References

- <https://cdn-uploads.piazza.com/paste/itmvemweb267cd/1e748d391563184df77907a5a81401e0692bVerilogIntro.pdf>
- https://cdn-uploads.piazza.com/paste/itmvemweb267cd/2e69727151844bf5c4accaa1d315bcfd4a98More_Verilog_Examples_of_Sequential_circuits.pdf
- <https://piazza.com/class/l8n34kf3w15df/post/78>