

Eran Falahati 810102491 CA2-Fall403 course-id = 4031810189401

.1_bit Adder






```
module _1BitAdder(input A,B,cin, output S,cout);

onesCounter onesCounter(A,B,cin, cout,S);

endmodule
```

```
module oneBitAdderTB();
    logic AA = 1'b1, BB = 1'b1, cin = 1'b0;
   wire cout, SS;
    _1BitAdder OBA(AA, BB, cin, SS, cout);
    initial begin
        #90 AA = 0;
        #67
        #56 AA = 1;
        #100
        repeat(3) #200 BB = ~BB;
        #76
        #26 AA = 0;
        #100 $stop;
    end
endmodule
```

. 2-bit Adder




```
module _2BitAdder(input [1:0] A,B, input cin, output [1:0] S, output cout);


wire _1cin;
_1BitAdder OC1(A[0],B[0],cin,S[0],_1cin);
_1BitAdder OC2(A[1],B[1],_1cin,S[1],cout);

endmodule
```

```
module TwoBitAdderTB();
    logic [1:0] AA = 2'b00;
    logic [1:0] BB= 2'b11;
    logic cin = 0;
    wire [1:0]SS;
    wire cout;
    2BitAdder TwoBA(AA,BB,cin,SS,cout);
    initial begin
        #100 AA[0] = 1;
        #150
        #34 AA[0] = 0;
        #168
        repeat(4) \#250 BB[1] = \sim BB[0];
        #56 $stop;
    end
endmodule
```



. 3-bit Adder




```
module _3BitAdder(input [2:0] A,B, input cin, output [2:0] S, output cout);


wire _1cin;
    _1BitAdder OneBA(A[0],B[0],cin,S[0],_1cin);
    _2BitAdder TwoBA(A[2:1],B[2:1],_1cin,S[2:1],cout);

endmodule
endmodule
```

```
module ThreeBitAdderTB();
    logic [2:0] AA = 3'b000;
    logic [2:0] BB = 3'b111;
    logic cin = 0;
    wire [2:0] SS;
    wire cout;
    3BitAdder ThreeBA(AA,BB,cin,SS,cout);
    initial begin
        #100 AA[0] = 1;
        #180
        #56 AA[0] = 0;
        #200
        $stop;
    end
endmodule
```



. 4-bit Adder



```
module _4BitAdder(input [3:0] A,B, input cin, output [3:0] S, output cout);

wire _1cin;
    _2BitAdder TwoBA1(A[1:0],B[1:0],cin,S[1:0],_1cin);
    _2BitAdder TwoBA2(A[3:2],B[3:2],_1cin,S[3:2],cout);

endmodule

sendmodule
```


```
module FourBitAdderTB();

logic [3:0] AA = 4'b0011;
logic [3:0] BB = 4'b1100;
logic cin = 0;
wire [3:0] SS;
wire cout;


4

4BitAdder ThreeBA(AA,BB,cin,SS,cout);

initial begin
    #200 BB[0] = 1;
    #196
    #59 BB[0] = 0;
#267
$stop;
end
```



. 5-bit Adder




```
module _5BitAdder(input [4:0] A,B, input cin, output [4:0] S, output cout);

wire _1cin;
   _2BitAdder TwoBA1(A[1:0],B[1:0],cin,S[1:0],_1cin);
   _3BitAdder ThreeBA1(A[4:2],B[4:2],_1cin,S[4:2],cout);


endmodule

endmodule
```

```
module FiveBitAdderTB();
    logic [4:0] AA = 5'b00110;
    logic [4:0] BB = 5'b11001;
    logic cin = 0;
    wire [4:0] SS;
    wire cout;
    5BitAdder ThreeBA(AA,BB,cin,SS,cout);
    initial begin
        #268 AA[0] = 1;
        #386
        #87 AA[0] = 0;
        #324
        $stop;
    end
endmodule
```



. 63-bit one's counter



```
module 630C(input [62:0] A, output [5:0] W);
   wire initial cin = 0;
   wire cout, cout;
   wire [31:0] B;
   wire [23:0] C;
   wire [15:0] D;
   wire [9:0] E;
     1BitAdder OA1(A[0],A[1],A[2],B[0],B[1]);
     1BitAdder 0A2(A[3],A[4],A[5],B[2],B[3]);
     1BitAdder OA3(A[6],A[7],A[8],B[4],B[5]);
     1BitAdder 0A4(A[9],A[10],A[11],B[6],B[7]);
     1BitAdder 0A5(A[12],A[13],A[14],B[8],B[9]);
     1BitAdder 0A6(A[15],A[16],A[17],B[10],B[11]);
     1BitAdder 0A7(A[18],A[19],A[20],B[12],B[13]);
     1BitAdder 0A8(A[21],A[22],A[23],B[14],B[15]);
     1BitAdder 0A9(A[24],A[25],A[26],B[16],B[17]);
     1BitAdder OA10(A[27],A[28],A[29],B[18],B[19]);
     1BitAdder OA11(A[30],A[31],A[32],B[20],B[21]);
     1BitAdder OA12(A[33],A[34],A[35],B[22],B[23]);
     1BitAdder OA13(A[36],A[37],A[38],B[24],B[25]);
     1BitAdder 0A14(A[39],A[40],A[41],B[26],B[27]);
     1BitAdder OA15(A[42],A[43],A[44],B[28],B[29]);
    1BitAdder OA16(A[45],A[46],A[47],B[30],B[31]);
     2BitAdder TA1(B[3:2],B[1:0],A[48],C[1:0],C[2]);
     2BitAdder TA2(B[7:6],B[5:4],A[49],C[4:3],C[5]);
     2BitAdder TA3(B[11:10],B[9:8],A[50],C[7:6],C[8]);
     2BitAdder TA4(B[15:14],B[13:12],A[51],C[10:9],C[11]);
     2BitAdder TA5(B[19:18],B[17:16],A[52],C[13:12],C[14]);
     2BitAdder TA6(B[23:22],B[21:20],A[53],C[16:15],C[17]);
     2BitAdder TA7(B[27:26],B[25:24],A[54],C[19:18],C[20]);
    2BitAdder TA8(B[31:30],B[29:28],A[55],C[22:21],C[23]);
     3BitAdder THA1(C[5:3],C[2:0],A[56],D[2:0],D[3]);
     3BitAdder THA2(C[11:9],C[8:6],A[57],D[6:4],D[7]);
     3BitAdder THA3(C[17:15],C[14:12],A[58],D[10:8],D[11]);
     3BitAdder THA4(C[23:21],C[20:18],A[59],D[14:12],D[15]);
     4BitAdder FA1(D[7:4],D[3:0],A[60],E[3:0],E[4]);
     4BitAdder FA2(D[15:12],D[11:8],A[61],E[8:5],E[9]);
     5BitAdder FiA1(E[4:0], E[9:5], A[62], W[4:0], W[5]);
endmodule
```

```
`timescale 1ns/1ns
`include "63BitOne'sCounter.sv"
module Counter TB();
   wire [5:0] WW;
   63BitOnesCounter counter(AA, WW);
   initial begin
      #896 AA[5] = 0;
      #1000
      #235 AA[62] = 1;
      #1235
      repeat(2) \#2000 AA[60] = \simAA[60];
      #1365
      $stop;
   end
endmodule
```

