



Erfan Falahati      SID: 810102491


CA#6

RTL Accelerator

## Input Wrapper



## Controller



## System Verilog

### Decoder

```

2  module Dcd2to4(input en, input [1:0] A, output [3:0] I);
3
4      assign I = ~en ? 4'b0000 :
5          (A == 0) ? 4'b0001:
6          (A == 1) ? 4'b0010:
7          (A == 2) ? 4'b0100:
8          (A == 3) ? 4'b1000:
9          4'bx;
10
11  endmodule

```

# Counter

```
17 module Counter2(input clk,rst,en, output logic [1:0] C, output logic cout);
18
19     always @(posedge clk, posedge rst) begin
20         if(rst)
21             C <= 0;
22         else
23             {cout,C} <= (en) ? C + 1 : C;
24     end
25
26 endmodule
```

# Registers

```
3 module Reg8Bit(input clk,rst, ld, input [7:0] PI, output logic [7:0] PO);
4
5     always @(posedge clk, posedge rst) begin
6         if(rst)
7             PO <= 0;
8         else
9             PO <= (ld) ? PI: PO;
10    end
11
12 endmodule
13
14
15 module Reg32Bit(input clk,rst, ld, input [31:0] PI, output logic [31:0] PO);
16
17     always @(posedge clk, posedge rst) begin
18         if(rst)
19             PO <= 0;
20         else
21             PO <= (ld) ? PI: PO;
22    end
```

# Input Wrapper

```
module InpWrp(input clk, reset, StartData, Ready, input logic ReadyForInput,
              input [7:0] BusData, output logic ReadyToAccept, Start, DvdReset,
              output logic [15:0] Dividend, Divisor);

    logic rst, countEn, dcdEn, co, coIW;
    logic [1:0] count, DcdData;
    logic [3:0] DcdOut;
    logic [7:0] DividerRegP01, DividerRegP02, DivisorRegP01, DivisorRegP02;

    Counter2 InpCounter(clk, rst, countEn, count, co);
    Dcd2to4 dcd(dcdEn, DcdData, DcdOut);
    Reg8Bit reg1(clk, rst, DcdOut[0], BusData, DividerRegP02);
    Reg8Bit reg2(clk, rst, DcdOut[1], BusData, DividerRegP01);
    Reg8Bit reg3(clk, rst, DcdOut[2], BusData, DivisorRegP02);
    Reg8Bit reg4(clk, rst, DcdOut[3], BusData, DivisorRegP01);

    assign Dividend = {DividerRegP02,DividerRegP01};
    assign Divisor = {DivisorRegP02,DivisorRegP01};



    assign coIW = &{count};


    logic [3:0] ps,ns;
    parameter Idle = 4'b0000,
               ReceiveInput = 4'b0001,
               WaitForNext = 4'b0010,
               Accept = 4'b0011,
               Waiting = 4'b0100,
               ResetDvd = 4'b0101,
               RunDivider = 4'b0110,
               RunDvd = 4'b0111,
               Cal = 4'b1000;

    always @(ps, StartData, ReadyForInput, Ready) begin
        Start = 0; ReadyToAccept = 0; dcdEn = 0; countEn = 0; rst = 0; DvdReset = 0;
        case(ps)
            Idle: begin ReadyToAccept = 1; rst = 1; ns = (StartData) ? ReceiveInput: Idle; end
            ReceiveInput: begin dcdEn = 1; DcdData = count; ns = (StartData) ? ReceiveInput: WaitForNext; end
            WaitForNext: begin countEn = StartData ? 1: 0; ns = (StartData && ~coIW) ? ReceiveInput: (StartData && coIW) ? Accept: WaitForNext; end
            Accept: begin ns = (StartData) ? Accept: Waiting; end
            Waiting: begin ns = (ReadyForInput) ? ResetDvd: Waiting;end
            ResetDvd: begin DvdReset = 1; ns = RunDvd; end
            RunDvd: begin Start = 1; ns = (Ready) ? RunDvd : Cal; end
            Cal: begin ns = (Ready) ? Idle : Cal; end
        endcase
    end

    always @(posedge clk, reset) begin
        if (reset) begin
            ps <= Idle;
            DvdReset <= 1;
        end
        else
            ps <= ns;
        end
    end
endmodule
```

# Output Wrapper





## System Verilog

### Multiplexer

```

2  module MUX4to1(input [7:0] A,B,C,D, input [1:0] S, output logic [7:0] W);
3
4      assign W = (S == 2'b00) ? A:
5                  (S == 2'b01) ? B:
6                  (S == 2'b10) ? C:
7                  (S == 2'b11) ? D:
8                  8'bx;
9
10 endmodule
  
```


# Output Wrapper

```
61 module OutWrapper(input clk, reset, Ready, ReceiveData, input [15:0] Quotient, Remainder,
62 | | | | | output logic OutBuffFull, ReadyForInput, output logic [7:0] BusDataOut);
63
64 logic rst, ld, countEn, co, coOW;
65
66 logic [1:0] DataSel, count;
67 logic [31:0] regOutput;
68 logic [7:0] muxOut;
69
70 //*****
71 // just for test (Processor is not support in this project to take the data from buffer)
72 assign BusDataOut = muxOut;
73 //*****
74
75
76 Reg32Bit reg32(clk, rst, ld, {Quotient,Remainder}, regOutput);
77 MUX4to1 mux(regOutput[31:24], regOutput[23:16], regOutput[15:8], regOutput[7:0], DataSel, muxOut);
78 Counter2 counter(clk, rst, countEn, count, co);
79
80 assign coOW = &{count};
81
82 logic [1:0] ps,ns;
83
84 parameter ReadyForSend = 2'b00,
85 | | | | | Load = 2'b01,
86 | | | | | WaitForReceive = 2'b10,
87 | | | | | MakeSureReceive = 2'b11;
88
89 always @(ps, ReceiveData, Ready) begin
90 rst = 0; ld = 0; countEn = 0; ReadyForInput = 0; OutBuffFull = 0;
91 case(ps)
92 ReadyForSend: begin ReadyForInput = 1; rst = 1; ns = (Ready) ? Load: ReadyForSend; end
93 Load: begin ld=1 ; ns = WaitForReceive; end
94 WaitForReceive: begin OutBuffFull=1; DataSel=count; ns = (ReceiveData && Ready) ? MakeSureReceive : (~ReceiveData && Ready) ? WaitForReceive : ReadyForSend; end
95 MakeSureReceive: begin countEn = (~ReceiveData) ? 1:0; ns = (~ReceiveData && coOW) ? ReadyForSend: (~ReceiveData && ~coOW) ? WaitForReceive: MakeSureReceive ; end
96 endcase
97 end
98
99 always @(posedge clk, posedge reset) begin
100 if(reset)
101 ps <= ReadyForSend;
102 else
103 ps <= ns;
104 end
105
106 endmodule
```





# Pre Synthesis




```
1 `timescale 1ns/1ns
2
3 module CA6_TB();
4     logic clk = 0, rstIw = 0, rstOw = 0, StartData = 0, ReceiveData = 0, OutBuffFull, ReadyToAccept;
5     logic [7:0] Input_Data, Output_Data;
6
7     AccDvd accelerator(clk, rstIw, rstOw, StartData, ReceiveData, Input_Data,
8         OutBuffFull, ReadyToAccept, Output_Data);
9
10    always #2 clk = ~clk;
11
12    initial begin
13        #20 rstIw=1; #10 rstIw=0;
14        #5 Input_Data = 8'd0;
15        #20 StartData = 1 ; #10 StartData = 0;
16        #5 Input_Data = 8'd99;
17        #20 StartData = 1 ; #10 StartData = 0;
18        #5 Input_Data = 8'd0;
19        #20 StartData = 1 ; #10 StartData = 0;
20        #8 Input_Data = 8'd10;
21        #20 StartData = 1 ; #10 StartData = 0;
22        #40 StartData = 1 ; #10 StartData = 0;
23        #20 rstOw=1; #10 rstOw=0;
24        #150
25        #50 ReceiveData = 1; #10 ReceiveData = 0;
26        #20 ReceiveData = 1; #10 ReceiveData = 0;
27        #20 ReceiveData = 1; #10 ReceiveData = 0;
28        #20 ReceiveData = 1; #10 ReceiveData = 0;
29        #30 $stop;
30    end
31
32
33 endmodule
```





# Post Synthesis (Cyclone IV E)





## Flow Summary

Flow Status	Successful - Mon Jan 20 18:01:45 2025
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	AccDvd
Top-level Entity Name	AccDvd
Family	Cyclone IV E
Device	EP4CE6E22C7
Timing Models	Final
Total logic elements	173 / 6,272 ( 3 % )
Total combinational functions	126 / 6,272 ( 2 % )
Dedicated logic registers	138 / 6,272 ( 2 % )
Total registers	138
Total pins	23 / 92 ( 25 % )
Total virtual pins	0
Total memory bits	0 / 276,480 ( 0 % )
Embedded Multiplier 9-bit elements	0 / 30 ( 0 % )
Total PLLs	0 / 2 ( 0 % )

## Analysis & Synthesis Resource Utilization by Entity

	Compilation Hierarchy Node	LC Combinationals	LC Registers	Memory Bits	DSP Elements	DSP 9x9	DSP 18x18	Pins	Virtual Pins
1	▼  AccDvd	126 (0)	138 (0)	0	0	0	0	23	0
1	▼  Divider:dvd	81 (10)	58 (5)	0	0	0	0	0	0
1	Adder:adder	16 (16)	0 (0)	0	0	0	0	0	0
2	Counter:cou	7 (7)	5 (5)	0	0	0	0	0	0
3	Reg16Bit:divisorReg	15 (15)	16 (16)	0	0	0	0	0	0
4	_16ShiftReg:Qshifter	17 (17)	16 (16)	0	0	0	0	0	0
5	_16ShiftReg:Rshifter	16 (16)	16 (16)	0	0	0	0	0	0
2	▼  InpWrp:inpwrp	18 (12)	42 (8)	0	0	0	0	0	0
1	Counter2:InpCounter	2 (2)	2 (2)	0	0	0	0	0	0
2	Dcd2to4:dcd	4 (4)	0 (0)	0	0	0	0	0	0
3	Reg8Bit:reg1	0 (0)	8 (8)	0	0	0	0	0	0
4	Reg8Bit:reg2	0 (0)	8 (8)	0	0	0	0	0	0
5	Reg8Bit:reg3	0 (0)	8 (8)	0	0	0	0	0	0
6	Reg8Bit:reg4	0 (0)	8 (8)	0	0	0	0	0	0
3	▼  OutWrapper:outwrp	27 (9)	38 (4)	0	0	0	0	0	0
1	Counter2:counter	2 (2)	2 (2)	0	0	0	0	0	0
2	Mux4to1:mux	16 (16)	0 (0)	0	0	0	0	0	0
3	Reg32Bit:reg32	0 (0)	32 (32)	0	0	0	0	0	0

