
Erfan Falahati 810102491

CA3

ECE-Fall403

Course id: 4031810189401

1.




```
module SRLatchNand(input clk,S,R, output Q);

wire x,y,Qbar;


or #(7) OR1(y, clk, R);
 or #(7) OR2(x, clk, S);
 nand #(7) N1(Q, x, Qbar);
 nand #(7) N2(Qbar, y, Q);

endmodule
```

```
module NandLatch_TB();
   logic S = 1,R = 1,clk = 0;
   wire Q;
   SRLatchNand Latch(clk, S, R, Q);
       #86 S = 0;
       #60
       #73 S = 1; R = 0;
       #96 S = 0; R = 1;
       #100 S = 1;
       #109 R = 0;
       #110 R = 0; S = 0;
       #56
       #49 R = 1;
       #43
       #78 clk = 1;
       #125 R = 0; S= 1;
       #90
       #57 S = 0;
       #110 $stop;
endmodule
```



3. & 4.



```
module DLatch1(input clk,D, output Q);

wire k,x,y, Qbar;

not #(7) NOT1(k,D);
nand #(7) NAND1(y, k, clk);
nand #(7) NAND2(x, D, clk);
nand #(7) NAND3(Q, x, Qbar);
nand #(7) NAND4(Qbar, y, Q);


endmodule
```


```
module Dlatch_TB();


logic clk = 1, D = 0;
wire Q;

DLatch1 Latch(clk, D, Q);

initial begin
    #50 clk = 0;
    #20
    #60 D = 1;
    #50 clk = 1;
    repeat(5) #100 clk = ~clk;
    #47 D = 0;
    #25
    repeat(5) #100 clk = ~clk;
#42
    repeat(3) #96 D = ~D;
#50 clk = 0;
#120 $stop;
end
```







```
module DLatch2(input clk,R,D, output Q);

wire k,x,y,z,p, Qbar;

not #(7) NOT1(p,R);
not #(7) NOT2(k,z);
nand #(7) NAND1(z,D,p);
nand #(7) NAND2(y, z, clk);
nand #(7) NAND3(x, k, clk);
nand #(7) NAND4(Q, x, Qbar);
nand #(7) NAND5(Qbar, y, Q);


endmodule
```

```
module Register8Bit(input clk,R, input [7:0] PI,output [7:0] PO);

genvar k;
generate
for (k = 0; k<8; i=i+1) begin : dlatch
DLatch2 dd (clk, R, PI[k], PO[k]);
end
endgenerate

endgenerate

endmodule
</pre>
```



```
module Add8Bit(input [7:0]A,B,input cin, output [7:0] S, output cout);

assign #(296) {cout,S} = A + B + cin;

endmodule


module SequenceAdder(input clock, reset, input [7:0] A, output [7:0] P);


wire [7:0] PI;
wire cout;
Add8Bit ADD(A ,P ,0 ,PI, cout);
Register8Bit Rei(clock,reset,PI,P);

endmodule
```

7.

```
module seqAdder_TB();
    logic clk = 0,reset = 0;
    logic [7:0] A = 8'b00010111;
    wire [7:0] P;
    SequenceAdder SA(clk,reset, A, P);
        #25 clk = 1;
        #50 reset = 1;
        #600 reset = 0; clk = 0;
       #100 A = 8'b00000001;
        #300
       #350 clk = 1;
       #350 clk = 0;
        #50 clk = 1;
        #100 A = 8'b01111111;
       #600 clk = 0;
       #300 $stop;
endmodule
```






Master-Slave D FIIP-F/P

```
module MSDFF(input clk,R,D, output Q);

wire s,p,k,y,x,q,qbar,clkbar,z,e,Qbar;
not #(7) NOT1(s, R);
not #(7) NOT2(clkbar, clk);
not #(7) NOT3(k, p);
nand #(7) NAND0(p, D, s);
nand #(7) NAND1(y, clk, p);
nand #(7) NAND2(x, clk, k);
nand #(7) NAND3(q, x, qbar);
nand #(7) NAND4(qbar, y, q);
nand #(7) NAND5(z, qbar, clkbar);
nand #(7) NAND6(e, q, clkbar);
nand #(7) NAND7(Q, e, Qbar);
nand #(7) NAND8(Qbar, z, Q);
endmodule
```

```
module MS TB();
   MSDFF MSD(clk, R, D, Q);
        #50 clk = 0;
        #20
        #60 D = 1;
        #50 clk = 1;
        repeat(5) #100 clk = ~clk;
        #47 D = 0;
        #25
        repeat(5) #100 clk = ~clk;
        #42
        repeat(3) #96 D = \simD;
        #40 D = 1;
        #20 clk = 0;
        #50 R = 1;
        #30 clk = 1; #30 clk = 0;
        #25 R = 0;
        #100 $stop;
endmodule
```



9.

```
module SequenceAdder_MSDFF(input clock, reset, input [7:0] A, output [7:0] P);

wire [7:0] PI;
wire cout;
Add8Bit ADD(A ,P ,0 ,PI, cout);
Register8Bit_MSDFF Rei(clock,reset,PI,P);

endmodule
```

```
module seqAdder_MSDFF_TB();
    logic clk = 0, reset = 0;
    logic [7:0] A = 8'b00000001;
    SequenceAdder MSDFF SA(clk, reset, A, P);
       #20 reset = 1; #35 clk = 1; #30 clk = 0; #60 reset = 0;
       #30 clk = 1; #30 clk = 0;
       #75 reset = 1; #100 clk = 1; #30 clk = 0;#60 reset = 0;
       #375 A = 8'b00000011;
       #30 clk = 1; #30 clk = 0;
       #75 reset = 1; #100 clk = 1; #30 clk = 0;#60 reset = 0;
       #360 A = 8'b00001000;
       #30 clk = 1; #30 clk = 0;
       #75 reset = 1; #100 clk = 1; #30 clk = 0;#60 reset = 0;
       #375 A = 8'b00000101;
       #30 clk = 1; #30 clk = 0;
       #75 reset = 1; #100 clk = 1; #30 clk = 0;#60 reset = 0;
        #380 A = 8'b00010100;
       #30 clk = 1; #30 clk = 0;
        #100 $stop;
endmodule
```



```
module MS VS LATCH TB();
    logic clk = 0, reset = 0;
    logic [7:0] A = 8'b00000001;
    wire [7:0] P1,P2;
    SequenceAdder SA1(clk,reset, A, P1);
    SequenceAdder_MSDFF SA2(clk, reset, A, P2);
    initial begin
        #20 reset = 1; #35 clk = 1; #30 clk = 0; #60 reset = 0;
        #400
        #100 clk = 1; #375 clk = 0;
        #400 A = 8'b00000011;
        #75 clk = 1; #375 clk = 0;
        #75 reset = 1; #100 clk = 1; #30 clk = 0;#60 reset = 0;
        #400 A = 8'b00001000;
        #75 clk = 1; #375 clk = 0;
        #100 A = 8'b00000101;
        #75 clk = 1; #375 clk = 0;
        #75 reset = 1; #100 clk = 1; #30 clk = 0;#60 reset = 0;
        #400 A = 8'b00010100;
        #75 clk = 1; #375 clk = 0;
        #100 $stop;
endmodule
```

