

Erfan Falahati


SID: 810102491

CA#5


Divider RTL

Pre Synthesis

Data Path




error handling



Controller

State Machine



```

5  module Divider(input clk,reset, start, output logic ready,error, input [15:0] N,M, output logic[15:0] Q,R);
6
7      logic rst, Rshld, Qshld, regld, Iz, cout, cen, shen, IzR, IzQ, cld;
8      wire [15:0] AddPart;
9      logic [15:0] NegM, Rsh0, Qsh0;
10     wire [15:0] NegM_Interval, Sum;
11     logic [3:0] Count;
12     wire [3:0] PI_counter = 4'b0001;
13     wire Acin = 0;
14     wire Qsout, Qsin, Rsout, Acout, SignBit;
15
16     assign error = ~|{M};
17     assign Q = Qsh0;
18     assign R = Rsh0;
19     assign SignBit = Sum[15];
20     assign AddPart = {Rsh0[14:0],Qsh0[15]};
21     assign Qsin = (SignBit) ? 0: 1;
22
23     _2sComplement twosComp(M, NegM_Interval);
24     Reg divisorReg(clk, rst, regld, NegM_Interval, NegM);
25
26     Adder adder(Acin, AddPart, NegM, Acout, Sum);
27
28     _16ShiftReg Qshifter(clk, rst, IzQ, Qshld, shen, Qsin, N, Qsh0, Qsout);
29     _16ShiftReg Rshifter(clk, rst, IzR, Rshld, shen, Qsout, Sum, Rsh0, Rsout);
30
31     Counter cou(clk, rst, cld, cen, PI_counter, Count, cout);
32
33     logic [2:0] ps, ns;
34     parameter idle = 3'b000,
35             starting = 3'b001,
36             loading = 3'b010,
37             synchStep = 3'b011,
38             dividing = 3'b100;
39
40     always @(ps,error, start, cout, Sum[15]) begin
41         ready = 0; regld = 0; Rshld=0; Qshld=0; cen = 0;shen=0 ; rst=0; IzR=0; IzQ=0; cld=0;
42         case(ps)
43             idle: begin ready=1; ns = start & (~error) ? starting: idle; end
44             starting: begin rst=1; ns = start ? starting: loading; end
45             loading: begin regld=1; IzR=1; Qshld=1; cld=1; ns = synchStep; end
46             synchStep: begin ns = dividing; end
47             dividing: begin Rshld = ~SignBit ; shen=1; cen=1; ns = (cout) ? idle: dividing; end
48         endcase
49     end
50
51     always @(posedge clk, posedge reset) begin
52         if(reset)
53             ps <= idle;
54         else
55             ps <= ns;
56     end
57
58 endmodule

```

```

1  module _2sComplement(input [15:0] A, output [15:0] W);
2
3      assign W = ~{A} + 1;
4
5  endmodule

```

```

3  module Adder(input cin, input [15:0]A,B , output cout, output [15:0] S);
4
5      assign {cout,S} = A + B + cin;
6
7  endmodule

```

```

3  module Reg(input clk,rst, ld, input [15:0] PI, output logic [15:0] PO);
4
5      always @(posedge clk, posedge rst) begin
6          if(rst)
7              PO <= 0;
8          else
9              PO <= (ld) ? PI: PO;
10     end
11
12 endmodule
13
14
15 module _16ShiftReg(input clk,rst,Iz,ld,shen,sin, input [15:0] PI, output logic [15:0] PO, output sout);
16
17     always @(posedge clk, posedge rst) begin
18         if(rst)
19             PO <= 16'b0;
20         else if(Iz)
21             PO <= 16'b0;
22         else if(ld)
23             PO <= PI;
24         else
25             PO <= (shen) ? {PO[14:0],sin} : PO;
26     end
27
28     assign sout = PO[15];
29
30 endmodule

```

```


3  module Counter(input clk,rst,ld,en, input [3:0] PI, output logic [3:0] C, output logic cout);
4
5      always @(posedge clk, posedge rst) begin
6          if(rst)
7              C <= 0;
8          else if(ld)
9              C <= PI;
10         else
11             {cout,C} <= (en) ? C + 1 : C;
12     end
13
14 endmodule

```

```

3  module Div_TB();
4
5      logic clk=0, start= 0, ready, reset = 0, error;
6      logic [15:0] AA = 46, BB = 17;
7      logic [15:0] RR, QQ;
8
9      Divider divModule(clk, reset, start, ready,error, AA,BB,QQ,RR);
10
11     always #10 clk = ~clk;
12
13     initial begin
14         #20 reset=1; #10 reset=0;
15         #100 start=1; #30 start=0;
16         #500 BB = 0;
17         #100 AA = 5985; BB = 55;
18         #100 start=1; #30 start=0;
19         #700 $stop;
20     end
21
22 endmodule

```



Post Synthesis

Flow Summary	
Flow Status	Successful - Wed Jan 08 11:50:55 2025
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	Divider
Top-level Entity Name	Divider
Family	Cyclone IV E
Device	EP4CE10E22I7
Timing Models	Final
Total logic elements	94 / 10,320 (< 1 %)
Total combinational functions	82 / 10,320 (< 1 %)
Dedicated logic registers	58 / 10,320 (< 1 %)
Total registers	58
Total pins	69 / 92 (75 %)
Total virtual pins	0
Total memory bits	0 / 423,936 (0 %)
Embedded Multiplier 9-bit elements	0 / 46 (0 %)
Total PLLs	0 / 2 (0 %)

Analysis & Synthesis Resource Utilization by Entity

	Compilation Hierarchy Node	LC Combinationals	LC Registers	Memory Bits	DSP Elements	DSP 9x9	DSP 18x18	Pins	Virtual Pins	Full Hierarchy Name
▼	Divider	82 (10)	58 (5)	0	0	0	0	69	0	Divider
	Adder:adder	16 (16)	0 (0)	0	0	0	0	0	0	Divider Adder:adder
	Counter:cou	7 (7)	5 (5)	0	0	0	0	0	0	Divider Counter:cou
	Reg:divisorReg	15 (15)	16 (16)	0	0	0	0	0	0	Divider Reg:divisorReg
	_16ShiftReg:Qshifter	17 (17)	16 (16)	0	0	0	0	0	0	Divider _16ShiftReg:Qshifter
	_16ShiftReg:Rshifter	17 (17)	16 (16)	0	0	0	0	0	0	Divider _16ShiftReg:Rshifter

