

Experiment #1 - Clock and Periodic Signal Generation

Erfan Iravani,
810197462

Abstract— This is the report of first Logic Design Lab experiment. In the following report some examinations and calculation and photo report are included.

Keywords— ring oscillator , LM555 timer , Schmitt trigger oscillator , frequency divider , T Flip Flop

INTRODUCTION

The goal of this experiment is to introduce the concepts of static characteristics of digital logic gates, delay times, clock frequency generation and digital system using schematic diagram and Verilog HDL

I. CLOCK GENERATION USING ICs AND ANALOG COMPONENTS

We use LTSpice for simulating the circuits of this section.

1.1 Ring Oscillator

We want to measure the propagation delay of the chain by measuring the period time of the output. In this section we use ring oscillator to measure that. The time at which a value feeds back to the same node is the time period of the ring oscillator which equals $2N * Delay_{inverter}$, where N is the odd number and $Delay_{inverter}$ is the delay of each inverter gate.




Figure 1: Ring oscillator circuit




Figure 2: wave form of Ring oscillator circuit

From the wave form and up information :

The propagation delay of this circuit is $0.018 \mu s$.

The delay of single each inverter is $0.18 \mu s / 10 = 0.0018 \mu s$

1.2 LM555 timer

$$T1 = 0.693 * (R1 + R2) * C$$

$$T2 = 0.693 * R2 * C$$

$$T = T1 + T2$$

$$F = 1 / T$$

$$\text{Duty cycle} = (R1 + R2) / (R1 + 2R2)$$

We Change the value of $R2$ resistors from $50 \text{ k}\Omega$ to $1 \text{ k}\Omega$, $10 \text{ k}\Omega$ and $100 \text{ k}\Omega$ and we redo the calculations.




Figure 3: LM555 timer circuit , $R2 = 50 \text{ k}\Omega$




Figure 4: wave form of Figure 3, $R2 = 50 \text{ k}\Omega$

$R1 = 1k\Omega$, $R2 = 50k\Omega$, $C = 10nF$
 $T = 699.93 \mu F$,
 $F = 1 / T = 1428.7143$
 Duty cycle = 0.5049

From wave form : the cycle period is 0.70363 ms and the duty cycle is $359/703=0.51$ and $f = 1421$ Hz.




Figure 5: wave form of Figure 3, $R2 = 1k\Omega$

$R1 = 1k\Omega$, $R2 = 1k\Omega$, $C = 10nF$
 $T = 20.79 \mu F$,
 $F = 1 / T = 48100.048$
 Duty cycle = 0.666

From wave form : the cycle period is 0.021013 ms and the duty cycle is 0.6578 and $f = 47587.7751$ Hz.




Figure 6: wave form of Figure 3, $R2 = 10k\Omega$

$R1 = 1k\Omega$, $R2 = 10k\Omega$, $C = 10nF$
 $T = 145.53 \mu F$,
 $F = 1 / T = 6871.45$
 Duty cycle = 0.5238

From wave form : the cycle period is 0.14609 ms and the duty cycle is 0.5283 and $f = 6844.865$ Hz.




Figure 7: wave form of Figure 3, $R2 = 100k\Omega$

$R1 = 1k\Omega$, $R2 = 100k\Omega$, $C = 10nF$
 $T = 1392.93 \mu F$,
 $F = 1 / T = 719.911$
 Duty cycle = 0.502

From wave form : the cycle period is 1.39143 ms and the duty cycle is 0.5054 and $f = 718.68$ Hz.

1.3 Schmitt Trigger Oscillator

We use 470Ω , $1 k\Omega$ and $2.2 k\Omega$ for the resistor and $10 nF$ for the capacitor.

When R is 470Ω and f is 278465.43 Hz then α is 1.308.

When R is $2.2k\Omega$ and f is 66361.76 Hz then α is 1.45.

Alpha would change a little by changing R but that is not significant and we can assume $\alpha = 1.4$




Figure 8 : Schmitt trigger oscillator circuit




Figure 9 : wave form for Figure 8 and $R1 = 470\Omega$




Figure 10 : wave form for Figure 8 and $R1 = 1k\Omega$




Figure 10 : wave form for Figure 8 and $R1 = 2.2k\Omega$

As we can see by increasing R , frequency will decrease but duty cycle will not change

II. CLOCK GENERATION USING VERILOG HDL




Figure 11 : block diagram of LM555

On duration and Off duration will determine the time periods when the clock is ON and when is OFF

$\lceil \log_2 \rceil$ function returns the ceiling of logarithm to base 2.

So $on_bits=4$ and $off_bits=3$

Then we have 2 counter blocks.

First one will count from 0 to On duration and after that the Second one will start counting from 0 to Off duration




Figure 12 : LM555 timer for $R2 = 1k\Omega$




Figure 13 : LM555 timer for $R2 = 10k\Omega$



Figure 14 : LM555 timer for $R2 = 50k\Omega$




Figure 15 : LM555 timer for $R2 = 100k\Omega$

The duty cycles are very close to what we had in section 1-2 but the frequencies are different and this may be because of the clk timing in our Verilog testbench

Alternative method :

With an always statement and Onduration and Offduration we can change pulse to ~pulse with the proper delay values




Figure 16 : LM555 alternative timer for R2 = 1kΩ

Duty cycle is 2/3




Figure 17: LM555 alternative timer for R2 = 10kΩ

Duty cycle is close to 0.53




Figure 18: LM555 alternative timer for R2 = 50kΩ

Duty cycle is 0.52




Figure 19: LM555 alternative timer for R2 = 100kΩ

Duty cycle is 0.51

As we see duty cycles are the same as before

III. FPGA DESIGN

3.1

From wave form : the cycle period is 20 ns and the $f = 50000\text{KHz}$.




Figure 20: ring oscillator pulse wave form

3.2




Figure 21: frequency divider block diagram




Figure 22: frequency divider wave form

The frequency of 'co' is 446.428 KHz

3.3




Figure 23: frequency divider with TFF block diagram




Figure 24: frequency divider with TFF wave form

3.4




Figure 25: frequency divider with display block diagram




Figure 26: frequency divider with display block wave form

If we briefly look at the display component code, we see that 'psi' works as the count enable.

so by connecting 'psi' to the output of flip flop we have actually made a frequency divider and display output gives us the quotient and the frequency of this quotient as we calculated in part 3.2 is 446.428KHz so the frequency of the main clock (ring oscillator) is $446.428 \times 112 = 49999.93\text{KHz}$ and that is so close to what we Calculated in part 3.1

CONCLUSIONS

We started by generating a clock signal in 3 different ways both as analog and digital circuits. We made a frequency divider by connecting 2 counters and by using a flip flop we produced a 50 percent duty cycle signal; and finally we learned how to measure a high-frequency clock signal with analog oscilloscope using the frequency divider

REFERENCES

- [1] <http://rahlhiyertechnical.blogspot.com/2016/10/clog2-in-verilog.html#:~:text=The%2024clog2%20function%20return%20the,logarithm%20to%20the%20base%202.&text=9%20for%20A.-,The%20above%20piece%20of%20Verilog%2C%20it,a%20value%206%20for%20B.>
- [2] <https://www.alldatasheet.com/datasheet-pdf/pdf/15524/PHILIPS/74HCT04.html>
- [3] Digital Logic Laboratory, University of Tehran, Spring 1399 Prepared and developed by Katayoon Basharkhah under supervision of Professor Z. Navabi