
CA2 report Erfan iravani

810197462

رام را با استفاده از بلاک های موجود در کوارتوس میسازیم و فایل اعداد ذخیره شده در رام را در آن قرار میدهیم



برای به دست آوردن مقادیر مورد نیاز در رام کافی است ضرایب را در هر مرحله به دست آورده و با احتساب 16 بیت برای اعشار مانند زیر بنویسیم

data - Notepad

```
File Edit Format View Help


WIDTH = 16;
DEPTH = 8;


ADDRESS_RADIX = DEC;
DATA_RADIX = BIN;

CONTENT BEGIN

0 : 010101010101010110;
1 : 0110011001100110;
2 : 0110011110011110;
3 : 0110011110111101;
4 : 0110011111000000;
5 : 0110011111000000;
7 : 0110011111000000;
```

В






```
1
      `timescale lns/lns
 2
     module tim(input [15:0]xbus,obus,input selx,selo,output [15:0]lastbus);
 3
       assign lastbus=(selx)? xbus:(selo)? obus:lastbus;
     endmodule
`timescale lns/lns
  1
      module thim(input [15:0]xbus,romout,xsqout,input selx,selq,selrom,output [15:0]fbus);
  2
      assign fbus=(selx)? xbus:(selq)? xsqout: (selrom) ? romout : fbus;
      endmodule
 🏣 | AA 🔩 (7 | 準 準 | O Of Oo Oo Oo | O 🔼 | ☑ | 2555 ab/ | 🚞 🗏 🔄
          `timescale lns/lns
     2
         module addsubcode(input [15:0]x1,x2,input sub,output[15:0]f);
     3
         assign f = sub ? x1-x2:x1+x2;
     4
         endmodule
               | AA 🔩 📝 | 車 車 | 🕦 📭 📵 🕦 🐧 👠 | 🛈 🔼 | 267 ab/ | 🗎 🗏 🖺
              1
                    `timescale lns/lns
               2
                   module multi(input [15:0]xx1,xx2,output [15:0]ff);
               3
                   wire [31:0]m;
                   assign m=xx1*xx2;
               4
               5
                   assign ff=m[31:16];
               6
                   endmodule
```

```
國 | AA 🔩 (7) | 筆 筆 | ① (1) ① (1) ② (1) ② (2) 20 ab/ | □ □ □ □ □
  1
        timescale lns/lns
  2
       module rgstr(input clk,rst,load,input [15:0]inbus,output reg [15:0]outbus);
  3
      □always@(posedge clk,posedge rst) begin
  4
           if(rst) outbus <= 16'b0;
  5
           else if(load) outbus <= inbus;
  6
           else outbus <= outbus;
  7
         end
  8
        endmodule
```

C




```
`timescale lns/lns
       module controll(input Clk,Rst,Start,Co,Oe,output reg sub,selx,selm,selq,selrom,selt,sela,ldq,ldt,lde,in0,inc,ready);
        reg [2:0]ps,ns;
always @(posedge Clk,posedge Rst)begin
    if(Rst) ps<=3'b0;
 6
7
           else ps<=ns;
        end
    always @(Start,Co,ps,Oe)begin
10
           {inc,in0,ldt,ldq,lde,selm,selx,selq,selrom,selt,sela,ready,sub}=13'b0;
11
    case (ps)
            3'b000:begin
ns = Start ? 3'b001:3'b000;
12
13
14
                ready = 1'b1;
15
     Ė
16
17
             3'b001: begin
               ns = Start ? 3'b001:3'b010;
18
              end
19
              3'b010:begin
               ns = 3'b011;
in0 = 1'b1;
20
21
                selx = 1'bl;
ldq = 1'bl;
lde = 1'bl;
23
24
```

```
ready = 1'b1;
14
15
                   end
3'b001: begin
ns = Start ? 3'b001:3'b010;
      þ
17
18
      T
                   end
3'b010:begin
19
                      ns = 3'b011;
in0 = 1'b1;
selx = 1'b1;
20
21
22
                     ldq = 1'b1;
lde = 1'b1;
ldt = 1'b1;
23
24
25
26
                   end
3'b011:begin
       27
                     ns = 3'bl00;
selq = 1'bl;
selt = 1'bl;
28
29
30
                     selm = 1'bl;
ldt = 1'bl;
31
32
33
                   end
3'b100:begin
      34
                     ns = 3'b101;
selrom = 1'b1;
selt = 1'b1;
selm = 1'b1;
35
36
37
38
39
                      ldt = 1'b1;
40
                   end
```

```
end
3'b011:begin
ns = 3'b100;
selq = 1'b1;
selt = 1'b1;
selm = 1'b1;
ldt = 1'b1;
27
28
        ė
29
30
31
32
                     end
3'bl00:begin
33
34
                       ns = 3'b101;
selrom = 1'b1;
selt = 1'b1;
selm = 1'b1;
35
36
37
38
                         ldt = 1'b1;
39
                    ldt = 1'b1;
end
3'b101:begin
  ns = Co ? 3'b000:3'b011;
  lde = 1'b1;
  sela = 1'b1;
  inc = 1'b1;
  sub = ~(Oe)?1'b1:1'b0;
40
      ģ
41
42
43
44
45
46
47
48
                     end
                     default:{inc,in0,ldt,ldq,lde,selm,selx,selq,selrom,selt,sela,ready,sub}=13'b0;
49
                  endcase
         end
50
           endmodule
51
52
```

D




```
← Now ± →
Ln#
       `timescale lns/lns
 1
  2
       module tnhxtst();
  3
         reg clk=0;
         reg rst=1;
  5
         reg start=0;
         reg [15:0]Xbus=16'b0101010101010101;
         //wire [15:0]Rbus;
  8
         wire [15:0] Rbus, Rbuscode;
 9
         wire ready;
         tanhcal ime(ready,clk,rst,start,Xbus,Rbus);
 10
         tnhx s(clk,rst,start,Xbus,ready,Rbuscode);
 11
 12
         initial begin
 13
           #1000;
 14
           rst=0;
 15
           #1000;
16
17
           start=1;
           #2000;
 18
           start=0;
 19
         end
 20
         initial begin
 21
           #1000;
           repeat(100)begin
clk=~clk;
 22
 23
           #1000;
24
 25
           end
 26
         end
         initial begin
28
         #200000;
```

```
C:/altera/13.0sp1/tnhxtst.v (/tnhxtst) - Default
                                                                                                        Now ÷ → A
 Ln#
          reg start=0;
          reg [15:0]Xbus=16'b1011000010100011;
          //wire [15:0]Rbus;
          wire [15:0] Rbus, Rbuscode;
  8
  9
          wire ready;
 10
          tanhcal ime(ready,clk,rst,start,Xbus,Rbus);
 11
          tnhx shayan(clk,rst,start,Xbus,ready,Rbuscode);
 12
         initial begin
 13
            #1000;
            rst=0;
 14
 15
            #1000;
 16
            start=1;
 17
            #2000;
 18
            start=0;
 19
          end
 20
         initial begin
 21
            #1000;
 22
            repeat (100) begin
 23
            clk=~clk;
            #1000;
 24
 25
            end
 26
          end
 27
          initial begin
 28
          #200000;
 29
        $stop;
 30
          end
 31
        endmodule
```

datapath:inst6 controll:inst addsub inc Ide Idq Idt in0 inc Ide ldq Co Oe ldt oe rout[15..0] sela selm selq selr selt Rst Start x[15..0] x[15..0] rout[15..0] start

Ε




F


```
C:/altera/13.0sp1/dtpth.v (/tnhxtst/shayan/DP) - Default
 Ln#
  1
        `timescale lns/lns
  2
        module dtpth(input Clk,Rst,sub,selx,selm,selq,selrom,selt,sela,ldq,ldt,lde,inc,in0,input [15:0]X,outpu
         reg [15:0]X1,X2,Mbus,Addbus,Ebus,Tbus,Expr,Xsq,Term,Qout;
  4
          reg [2:0]Addrom;
  5
          reg [31:0]M;
          //adding or subtracting
  6
          always @(sub,Expr,Term)begin
  8
           Addbus<=sub?(Expr-Term):(Expr+Term);
  9
          end
 10
          //multiply
 11
          always @(X1,X2)begin
 12
           M=X1*X2;
 13
          end
 14
          //multiplier output
          always @(M)begin
 15
 16
           Mbus<=M[31:16];
 17
          end
 18
          //{\hbox{first mux for multiplier}}
 19
          always @(selx,selq,selrom,Qout)begin
 20
            X1<=selx?X:
 21
            selq?Xsq:
            selrom?Qout:16'b0;
 22
 23
          end
 24
          //second {\tt mux} for multiplier
          always @(selx,selt,Term)begin
 25
 26
            X2 \le selx?X:
 27
            selt?Term:16'b0;
 28
```

```
C:/altera/13.0sp1/dtpth.v (/tnhxtst/shayan/DP) - Default =
 Ln#
 24
          //second mux for multiplier
 25
         always @(selx,selt,Term)begin
 26
            X2 \le selx?X:
 27
            selt?Term:16'b0;
 28
          end
 29
          //output
 30
          always @(Rbus, Expr)begin
 31
            Rbus<=Expr;
 32
          end
 33
         //mux for term register
 34
          always @(selx,selm,Mbus)begin
 35
            Tbus<=selx?X:
 36
            selm?Mbus:16'b0:
 37
          end
 38
          //mux for expr register
 39
         always @(selx,sela,Addbus)begin
 40
            Ebus<=selx?X:
            sela?Addbus:16'b0;
 41
 42
          end
 43
          //xsq register
 44
         always @(posedge Clk,posedge Rst)begin
            if(Rst) Xsq<=16'b0;
 45
 46
            else if(ldg)Xsg<=Mbus;
 47
          end
 48
         //term register
 49
          always @(posedge Clk,posedge Rst)begin
 50
            if(Rst) Term<=16'b0;
 51
            else if(ldt) Term<=Tbus;
       4
```

```
C:/altera/13.0sp1/dtpth.v (/tnhxtst/shayan/DP) - Default ==
                                                                                                             Now ± → .
 Ln#
 48
          //term register
 49
          always @(posedge Clk,posedge Rst)begin
 50
            if(Rst) Term<=16'b0;</pre>
 51
            else if(ldt) Term<=Tbus;</pre>
 52
 53
          //expr register
          always @(posedge Clk,posedge Rst)begin
 54
            if(Rst) Expr<=16'b0;</pre>
 55
 56
            else if(lde) Expr<=Ebus;
 57
 58
          //counter for ROM
 59
          always @(posedge Clk,posedge Rst)begin
            if(Rst) Addrom<=3'b0;
 60
            else if(in0) Addrom<=3'b0;
 61
 62
            else if(inc) Addrom<=Addrom+1;
 63
 64
          //carryout of counter
          always @ (Addrom) begin
 65
 66
            Co<=Addrom[0]&Addrom[1]&Addrom[2];
 67
          end
 68
          //Even or Odd flag
 69
          always @(Addrom)begin
 70
           Oe<=Addrom[0];
 71
          end
 72
          //ROM
 73
          always @(Addrom)begin
            Qout <= (Addrom == 3'b000) ?16'b0101010101010101:
 74
 75
                   (Addrom==3'b001)?16'b0110011001100110:
```

```
Ln#
62
          else if(inc) Addrom<=Addrom+1;
63
64
        //carryout of counter
        always @(Addrom)begin
65
66
          Co<=Addrom[0]&Addrom[1]&Addrom[2];
67
        end
68
        //Even or Odd flag
69
        always @(Addrom)begin
70
          Oe<=Addrom[0];
71
        end
72
        //ROM
73
        always @ (Addrom) begin
74
          Qout <= (Addrom == 3'b000) ?16'b0101010101010101:
75
                 (Addrom==3'b001)?16'b0110011001100110:
76
                 (Addrom==3'b010)?16'b0110011110011110:
77
                 (Addrom==3'b011)?16'b0110011110111101:
78
                 (Addrom==3'b100)?16'b0110011111000000:
                 (Addrom==3'b101)?16'b0110011111000000:
79
                 (Addrom==3'b110)?16'b0110011111000000:
80
81
                 (Addrom==3'b111)?16'b01100111111000000:16'b0;
82
        end
83
84
85
      endmodule
86
87
88
```





با توجه به نتایج میبینیم که در هر دو حالت سنتز و بدون سنتز نتایج یکسان و به درستی به دست می آیند و تفاوت تنها در مقدار دیلی های نمونه سنتز شده اند دیلی های واقعی استفاده میکند و تفاوت دیگر این است که در واقع نمونه سنتز شده از دیلی های واقعی استفاده میکند و تفاوت دیگر این است که در نمونه سنتز شده هر بار یک بیت تغییر میکند