Synchronous Digital Systems - SDS

LiHan

2023/03/17

Synchronous Digital Systems

- ► Synchronous: All operations coordinated by a central clock
- Digital: All operations are limited by 0 and 1
- ► SDS: Combinational Logic and Sequential Logic

Switch - MOSFET




Figure: NMOS

Switch - MOSFET






Figure: NMOS AND PMOS

CMOS TO LOGIC





IN	OUT
0	1
1	0
IN	>OUT

Basic Logic Gates

- ► NOT
- AND
- ▶ OR




Figure: LOGIC GATES AND TRUTH TABLE

COMBINATIONAL LOGIC



A_i	B_i	C_i	C_{i+1}	Y_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





Figure: COMPLEX LOGIC

SEQUENTIAL LOGIC



SDS




Figure: SDS