Course Info

- Lab 5 will be released, get yourself prepared before going to lab sessions! (FSM preview, FSM background knowledge not a must, just use sum of minterm/Karnaugh map)
- Project 1.1! Start early! Do not waste your slip days (CS110P)!
 DDL March 13th.
- Project 1.2 will be available this week, and will be marked in lab sessions. Deadline March 31th.
- HW3 ddl March 18th.
- Next week discussion on synchronized digital system (SDS)



CS 110 Computer Architecture Combinational & Sequential Circuits


Instructors:

Siting Liu & Chundong Wang

Course website: https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/Spring-2023/index.html


School of Information Science and Technology (SIST)
ShanghaiTech University

Where are we?



Basic Symbols

Standard symbols for logic gates



Build Combinational Circuits with Basic Logic Gates

- Combinational circuits: the ones that the output of the digital circuits depends solely on its inputs; usually built with logic gates without feedback
 - Step 1: Write down truth table of the desired logic

For example build an XOR with AND/OR/NOT

Α	В	0
0	0	0
0	1	1
1	0	1
1	1	0

Build Combinational Circuits with Basic Logic Gates

- Combinational circuits: the ones that the output of the digital circuits depends solely on its inputs; usually built with logic gates without feedback
 - Step 2: Pick the lines with 1 as the output; write them down in *Sum of Minterms (Product)* form;

For example build an XOR with AND/OR/NOT

А	В	0
0	0	0
0	1	1
1	0	1
1	1	0

Minterms

$ar{A}ar{B}$	m_0
$ar{A}B$	m_1
$Aar{B}$	m_2
AB	m_3

Build Combinational Circuits with Basic Logic Gates

- Combinational circuits: the ones that the output of the digital circuits depends solely on its inputs; usually built with logic gates without feedback
 - Step 3: Simplify using Laws of Boolean algebra;

For example build an XOR with AND/OR/NOT

Α	В	0
0	0	0
0	1	1
1	0	1
1	1	0


Your turn!

- Build a half adder:
 - Sum Carry
 - 0 + 0 = 0 0
 - 0 + 1 = 1 0
 - 1 + 0 = 1 0
 - 1 + 1 = 0 1

• Build a 2-bit adder:


•	Sum	Carry	•	Sum	Carry
•	00 + 00 = 00	0	•	10 + 00 = 10	0
•	00 + 01 = 01	0	•	10 + 01 = 11	0
•	00 + 10 = 10	0	•	10 + 10 = 00	1
•	00 + 11 = 11	0	•	10 + 11 = 01	1
•	01 + 00 = 01	0	•	11 + 00 = 11	0
•	01 + 01 = 10	0	•	11 + 01 = 00	1
•	01 + 10 = 11	0	•	11 + 10 = 01	1
•	01 + 11 = 00	1	•	11 + 11 = 10	1
	AB CD				

Another Simplification Method —Karnauph Map



Each cell corresponds to a minterm


Representations of Combinational Logic



Build Larger Blocks—like LEGO®

01010101

+ 01110011




• Build a full adder (FA): truth table


Carry in	А	В	Sum	Carry out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Other Useful Combinational Circuits


Multiplexer (2-to-1)




Multiplexer (2ⁿ-to-1)



Timing Diagram—Signal & Waveform



Timing Diagram—Signal Grouping



Build an ALU


Instructions are Abstract of Hardware


	imm[31:12]			rd	0110111	LUI
	imm[31:12]					AUIPC
im	m[20 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:	0]	rs1	001	rd	0000011	LH
imm[11:	0]	rs1	010	rd	0000011	LW
imm[11:	0]	rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	4	rs1	000	rd	0010011	ADDI
imm[11:	0]	rs1	010	rd	0010011	SLTI
imm[11:	0]	rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:	0]	rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI

Instructions are Abstract of Hardware


		700	The second secon				
SLLI	0010011	$_{ m rd}$	001	rs1	shamt	0 :	0000000
SRLI	0010011	rd	101	rs1	shamt	0 :	0000000
SRAI	0010011	rd	101	rs1	shamt	0 :	0100000
ADD	0110011	rd	000	rs1	rs2	0	0000000
SUB	0110011	$^{\mathrm{rd}}$	000	rs1	rs2	0	0100000
SLL	0110011	rd	001	rs1	rs2	0	0000000
SLT	0110011	rd	010	rsl	rs2	0	0000000
SLTU	0110011	rd	011	rsl	rs2	0	0000000
XOR	0110011	rd	100	rsl	rs2	0	0000000
SRL	0110011	rd	101	rs1	rs2	0	0000000
SR.A	0110011	rd	101	rs1	rs2	0	0100000
OR	0110011	rd	110	rs1	rs2	0	0000000
AND	0110011	$^{\mathrm{rd}}$	111	rs1	rs2	0	0000000
FENCE	0001111	00000	000	00000	succ	pred	0000
FENCE.I	0001111	00000	001	00000	0000	0000	0000
ECALL	1110011	00000	000	00000		0000000000	000
EBREAK	1110011	00000	000	00000		0000000001	000
CSRRW	1110011	4 🔿 d	04	IS		CST	
CSRRS	1110011	d	ST		JOI	csr	
CSRRC	1110011	d		rs		csr	
CSRRWI	1110011	rd	101	zimm		csr	
CSRRSI	1110011	rd	110	zimm		csr	
CSRRCI	1110011	rd	111	zimm		csr	
ı							


- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)






- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)






- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)

$$A - B = A + (-B) = A + \overline{B} + 1 \pmod{2^{N-1}}$$




- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)


$$A - B = A + (-B) = A + \overline{B} + 1 \pmod{2^{N-1}}$$



- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)




- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)



- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)


From rs1/rs2/imm




$$d1 \longrightarrow XOR \longrightarrow d$$

- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)

From rs1/rs2/imm







Recall: RISC-V Instruction Format

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm	rs1	000	rd	0010011	ADDI
imm	rs1	100	rd	0010011	XORI
imm	rs1	110	rd	0010011	ORI
imm	rs1	111	rd	0010011	ANDI

Recall: RISC-V Instruction Format






Sequential Elements What about the registers?

Combinational Circuits with Feedbacks


- Circuits that can remember or store information (steady state only)
- Output depends on not only input but also current state




This structure can implement SRAM/ latches/FFs.


D Latches & D Flip-Flops

- Latches & Flip-Flops are basic sequential circuits
 - D/R-S/J-K/T





One possible implementation of a D latch.







Α	В	Q0	Q1
0	0		
0	1		
1	0		
1	1		










Α	В	QO	Q1
0	0		
0	1		
1	0		
1	1		









Α	В	$Q_0^{(n+1)}$	$Q_1^{(n+1)}$
0	0		
0	1		
1	0		
1	1		







С	D	А	В	$Q_0^{(n+1)}$	$Q_1^{(n+1)}$
0	0				
0	1				
1	0				
1	1				

D Latches—Timing Diagram







С	D	А	В	$Q_0^{(n+1)}$	$Q_1^{(n+1)}$
0	0				
0	1				
1	0				
1	1				




D Flip-Flops






С	D	$Q^{\prime(n+1)}$	$Q^{(n+1)}$
0	0		
0	1		
1	0		
1	1		




Registers & Synchronized Circuits




• • • • •

Registers & Synchronized Circuits




Clock: operations coordinated by it; Help control flow of combinational blocks; "Heartbeat" of the system


Modern CPUs use fast SRAMs with multiple (dedicated read and write) ports as register files.




Other Usage of Synchronized Circuits

PC counter: PC = PC + 4 (w/o considering branch/jump)






Other Components: Shift Register




Timing Issues

Why clk frequency cannot goes to infinity?




Typical digital system: a mix of combinational & sequential circuits




Timing Issues

Why clk frequency cannot goes to infinity?




Typical digital system: a mix of combinational & sequential circuits




Timing Issues

Why clk frequency cannot goes to infinity?




Typical digital system: a mix of combinational & sequential circuits



Max-Delay Constraints


Why clk frequency cannot goes to infinity?



$$T_{clk} \ge t_{pcq} + t_{pd} + \text{setup time}$$

Max-Delay Constraints


Why clk frequency cannot goes to infinity?




 $T_{clk} \ge t_{pcq} + t_{pd} + \text{setup time}$ Critical path

Min-Delay Constraints

Avoid hold time violation



Question



Clock->Q (P) 1ns Setup 1ns Hold 1ns AND delay 1ns

What is maximum clock frequency?

• A: 5 GHz

• B: 500 MHz

C: 200 MHz

• D: 250 MHz

• E: 1/6 GHz


Finite-State Machine (FSM)

"Give me the place to stand, and I shall move the earth." — Archimedes

FSM


 FSMs consists of states, transitions, an entrance (initial state) and input/output (optional)

Transistion condition




C Program as an FSM

 FSMs consists of states, transitions, an entrance (initial state) and input/output (optional)



ISA as an FSM


 FSMs consists of states, transitions, an entrance (initial state) and input/output (optional)




- States: all registers & memory
- Transition: register/memory value change
- Entrance: power on
- Input: instructions, can change registers/memory value
- Output: states of each registers/ memory


Digital Systems as FSMs

 FSMs consists of states, transitions, an entrance (initial state) and input/output (optional)





 Build a digital circuit, detecting the occurrence of {101} in the input 0/1 sequence (non-overlapping)




input: 0 or 1 in a sequence, one bit at a clock cycle

Output: 1 after {101} detected, otherwise 0;

States: ?

Transition: ?

 Build a digital circuit, detecting the occurrence of {101} in the input 0/1 sequence (non-overlapping)




input: 0 or 1 in a sequence, one bit at a clock cycle

Output: 1 after {101} detected, otherwise 0;


States:

Transition:


Nothing /o detected




 Build a digital circuit, detecting the occurrence of {101} in the input 0/1 sequence (non-overlapping)



 Everything is a number. Use binary numbers to encode states: {00, 01, 10, 11}




A digital circuit model (TaoLu) for FSM (Moore machine)



Timing diagram


A digital circuit model for FSM (Moore machine)



Truth table

Cur.State	Input	Next State	Output
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	0
10	0	00	0
10	1	11	0
11	0	00	1
11	1	01	1

A digital circuit model for FSM (Moore machine)



Truth table

Cur.State	Input	Next State	Output
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	0
10	0	00	0
10	1	11	0
11	0	00	1
11	1	01	1