
Problem 1:

Truth table:

G	Т	U	E	Υ
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


Devre Şeması:




Kodlar:

```
Ln#
     module tb_labl_g8_pl ();
 1
         logic g_tb, t_tb, u_tb, e_tb;
           logic y_tb;
 4
 5
      labl g8 pl dut0(g tb, t tb, u tb, e tb, y tb);
 8 pinitial begin
 9
10
           g_tb = 0; t_tb = 0; u_tb = 0; e_tb = 0;
                                                                #10
           e_tb = 1;
u_tb = 1; e_tb = 0;
                                                                #10
11
12
                                                                #10
13
           e tb = 1;
                                                                #10
           t_tb = 1; u_tb = 0; e_tb = 0;
                                                                #10
14
           e_tb = 1;
15
                                                                #10
16
           u_tb = 1; e_tb = 0;
                                                                 #10
           e_tb = 1;
g_tb = 1; t_tb = 0; u_tb = 0; e_tb = 0;
17
                                                                #10
18
                                                                #10
19
           e_tb = 1;
                                                                #10
20
           u_tb = 1; e_tb = 0;
                                                                #10
           e_tb = 1;
21
                                                                #10
                                                                #10
22
           t_tb = 1; u_tb = 0; e_tb = 0;
23
           e_tb = 1;
                                                                #10
24
           u_tb = 1; e_tb = 0;
                                                                #10
           g_tb = 1; t_tb = 1; u_tb = 1; e_tb = 1;
25
                                                                #10
26
27
           $stop;
28
       end
29
30
31
     endmodule
32
```

Zaman Diyagramı:



Quartus:



Analysis & Synthesis Summary

<<Filter>>

Analysis & Synthesis Status Successful - Thu Apr 27 23:08:10 2023

Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition

 Revision Name
 lab1_g8_p1

 Top-level Entity Name
 lab1_g8_p1


 Family
 MAX 10

Total logic elements Total registers Total pins 5 Total virtual pins 0 Total memory bits 0 Embedded Multiplier 9-bit elements 0 Total PLLs 0 UFM blocks 0 ADC blocks 0

Analysis & Synthesis Resource Usage Summary

<<Filter>>

	Resource	Usage
1	Estimated Total logic elements	1
2		
3	Total combinational functions	1
4	▼ Logic element usage by number of LUT inputs	
1	4 input functions	1
2	3 input functions	0
3	<=2 input functions	0
5		
6	▼ Logic elements by mode	
1	normal mode	1
2	arithmetic mode	0
7		
8	▼ Total registers	0
1	Dedicated logic registers	0
2	I/O registers	0
9		
10	I/O pins	5
11		
12	Embedded Multiplier 9-bit elements	0
13		
14	Maximum fan-out node	y~0
15	Maximum fan-out	1
16	Total fan-out	10
17	Average fan-out	0.91




Problem 2:

Truth table:

G	Т	U	E	Υ
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


Devre Şeması:



Kodlar:

```
D:/repos/Lojik/Lojik_Lab1/tb_lab1_g8_p2.sv (/tb_lab1_g8_p2) - Default
      pmodule tb_labl_g8_p2 ();
  3
           logic g_tb, t_tb, u_tb, e_tb;
            logic y_tb;
  5
  6
       labl_g8_p2 dut0(g_tb, t_tb, u_tb, e_tb, y_tb);
 9 Dinitial begin
                                                               #10
  11
            g_tb = 0; t_tb = 0; u_tb = 0; e_tb = 0;
  12
            e_tb = 1;
                                                               #10
  13
            u_tb = 1; e_tb = 0;
                                                               #10
            e_tb = 1;
                                                               #10
  14
            t_tb = 1; u_tb = 0; e_tb = 0;
  15
                                                               #10
            e_tb = 1;
                                                               #10
           u_tb = 1; e_tb = 0;
                                                               #10
  17
 18
            e_tb = 1;
                                                               #10
           g_tb = 1; t_tb = 0; u_tb = 0; e_tb = 0;
  19
                                                               #10
  20
            e tb = 1;
                                                               #10
  21
           u_tb = 1; e_tb = 0;
                                                               #10
 22
                                                               #10
           e_tb = 1;
            t_tb = 1; u_tb = 0; e_tb = 0;
  23
                                                               #10
           e_tb = 1;
  24
                                                               #10
           u_tb = 1; e_tb = 0;
g_tb = 1; t_tb = 1; u_tb = 1; e_tb = 1;
  25
                                                               #10
  26
                                                              #10
  27
  28
            $stop;
  29
       end
  30
  31
```

Zaman Diyagramı:



Quartus:


Flow Summary <<Filter>> Flow Status Successful - Fri Apr 28 00:03:40 2023 22.1std.1 Build 917 02/14/2023 SC Lite Edition Quartus Prime Version **Revision Name** lab1_g8_p2 Top-level Entity Name lab1_g8_p2 Family **MAX 10** Device 10M08DAF484C8G Timing Models Final 2 / 8,064 (< 1 %) Total logic elements Total registers 0 Total pins 5/250(2%) Total virtual pins Total memory bits 0/387,072 (0%) Embedded Multiplier 9-bit elements 0 / 48 (0 %) Total PLLs 0/2(0%) **UFM** blocks 0/1(0%) ADC blocks 0/1(0%)

< <filter>></filter>	
Analysis & Synthesis Status	Successful - Fri Apr 28 00:03:32 2023
Quartus Prime Version	22.1std.1 Build 917 02/14/2023 SC Lite Edition
Revision Name	lab1_g8_p2
Top-level Entity Name	lab1_g8_p2
Family	MAX 10
Total logic elements	1
Total registers	0
Total pins	5
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0

Analysis & Synthesis Resource Usage Summary

<<Filter>>

	Resource	Usage
1	Estimated Total logic elements	1
2		
3	Total combinational functions	1
4	▼ Logic element usage by number of LUT inputs	
1	4 input functions	1
2	3 input functions	0
3	<=2 input functions	0
5		
6	▼ Logic elements by mode	
1	normal mode	1
2	arithmetic mode	0
7		
8	▼ Total registers	0
1	Dedicated logic registers	0
2	I/O registers	0
9		
10	I/O pins	5
11		
12	Embedded Multiplier 9-bit elements	0
13		
14	Maximum fan-out node	y~0
15	Maximum fan-out	1
16	Total fan-out	10
17	Average fan-out	0.91



Problem 3:

Truth table:

E	U	Т	G	X	Υ
0	0	0	0	1	1
0	0	0	1	1	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	1	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	0	1	0	1
1	0	1	0	0	1
1	0	1	1	0	1
1	1	0	0	0	1
1	1	0	1	0	0
1	1	1	0	0	1
1	1	1	1	0	0

X Sadeleştirme:

$$\overline{\varepsilon}\overline{u}\overline{\tau}\overline{G} + \overline{\varepsilon}\overline{u}\overline{\tau}G + \overline{\varepsilon}\overline{u}$$

Y sadeleştirme:

$$EUTG + EUTG + EUTG + EUTG$$


$$EUG (T+T) + EUG (T+T)$$

$$TG (E+E) = UG$$


Kod ve Çıktılar:

```
D:/repos/Lojik/Lojik Lab1/tb lab1 g8 p3.sv (/tb lab1 g8 p3) - Default ==
Ln#
 2
 3
    module tb labl g8 p3 ();
          logic g_tb, t_tb, u_tb, e_tb;
 5
           logic x tb;
 6
           logic y tb;
     labl_g8_p3 dut0(g_tb, t_tb, u_tb, e_tb, x_tb,y_tb);
 8
 9
      //labl g8 p3 dut0(g tb, t tb, u tb, e tb, y tb);
10
11
12
    initial begin
13
          g tb = 0; t tb = 0; u tb = 0; e tb = 0;
14
                                                                #10
15
          g tb = 1;
                                                                 #10
           t_tb = 1; g_tb = 0;
                                                                 #10
16
17
           g tb = 1;
                                                                 #10
18
          u_tb = 1; t_tb = 0; g_tb = 0;
                                                                #10
          g tb = 1;
19
                                                                #10
20
          t tb = 1; g tb = 0;
                                                                #10
          g_tb = 1;
21
                                                                #10
22
          e tb = 1; t tb = 0; u tb = 0; g tb = 0;
                                                               #10
           g_tb = 1;
23
                                                                #10
           t_tb = 1; g_tb = 0;
24
                                                                 #10
25
           g tb = 1;
                                                                 #10
26
          t tb = 0; u tb = 1; g tb = 0;
                                                                #10
27
           g tb = 1;
                                                                #10
28
          t_tb = 1; g_tb = 0;
                                                                #10
29
           g_tb = 1; t_tb = 1; u_tb = 1; g_tb = 1;
                                                               #10
30
31
           Satop;
32
       end
```

```
D:/repos/Lojik/Lojik_Lab1/lab1_g8_p3.sv (/tb_lab1_g8_p3/dut0) - Default =
Ln#
1
     回 // X = E'T' + E'U
     L // Y = U' + G'
 2
    module labl_g8_p3(
 3
           input logic g, t, u, e,
 4
 5
           output logic x, y
 6
      -);
 7
8
9
       assign x = ~es~t | ~esu;
10
11
      assign y = ~u | ~g;
12
13
       endmodule
```



Devre Şemaları:



Quartus:

Flow Summary

<<Filter>>

Flow Status Successful - Fri Apr 28 01:31:38 2023

Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition

Revision Name lab1_g8_p3 Top-level Entity Name lab1_g8_p3 Family MAX 10

Device 10M08DAF484C8G

Timing Models Final

Total logic elements 3 / 8,064 (< 1 %)

Total registers 0

Total pins 6/250(2%)

Total virtual pins 0

Total memory bits 0/387,072(0%)

Embedded Multiplier 9-bit elements 0/48(0%) Total PLLs 0/2(0%) **UFM** blocks 0/1(0%) ADC blocks 0/1(0%)

Analysis & Synthesis Summary



<<Filter>>

Analysis & Synthesis Status Successful - Fri Apr 28 01:31:30 2023

Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition

Revision Name lab1 g8 p3 Top-level Entity Name lab1 g8 p3 Family **MAX 10** Total logic elements 2

Total registers 0 Total pins 6 Total virtual pins 0 Total memory bits 0 Embedded Multiplier 9-bit elements Total PLLs 0 UFM blocks 0 ADC blocks 0

Analysis & Synthesis Resource Usage Summary

<<Filter>>

	Resource	Usage
1	Estimated Total logic elements	2
2		
3	Total combinational functions	2
4	 Logic element usage by number of LUT inputs 	
1	4 input functions	0
2	3 input functions	1
3	<=2 input functions	1
5		
6	▼ Logic elements by mode	
1	normal mode	2
2	arithmetic mode	0
7		
8	▼ Total registers	0
1	Dedicated logic registers	0
2	I/O registers	0
9		
10	I/O pins	6
11		
12	Embedded Multiplier 9-bit elements	0
13		
14	Maximum fan-out node	u~input
15	Maximum fan-out	2
16	Total fan-out	13
17	Average fan-out	0.93

