



Table of Content


Page 1	01.Index and Notes
Page 2	02.Block Diagram
Page 3	03.Power Tree
Page 4	04.System Power Sequence
Page 5	05.CONNECT
Page 6	06.PCIE-PCIE2.0_Slot-Ekey
Page 7	07.PCIE-PCIE3.0_Slot-Mkey
Page 8	08.VI-HDMI2.0_RX
Page 9	09.USB2HUB
Page 10	10.RK3588_Power/GND
Page 11	11.RK3588_OSC/PLL/PMUIO
Page 12	12.RK3588_DDR Controller
Page 13	13.RK3588_Flash/SD Controller
Page 14	14.RK3588_USB30/USB20_Ctrl
Page 15	15.RK3588_SARADC/1.8V Only GPIO
Page 16	16.RK3588_MIPI_Interface
Page 17	17.RK3588_HDMI/eDP_Interface
Page 18	18.RK3588_PCIE30/PCIE20/SATA30
Page 19	19.RK3588_1.8V/ 3.3V GPIO
Page 20	20.Power_DC IN
Page 21	21.Audio Codec-ES8316
Page 22	22.Power-PMIC_RK806-1
Page 23	23.Power_Ext Discrete
Page 24	24_PCIE TO RJ45 RTL8125B
Page 25	25.Flash-eMMC Flash
Page 26	26.TF Card
Page 27	27.USB20x2 Double Port
Page 28	28.USB30x2 Double Port
Page 29	29.Type-C Port
Page 30	30.VI-Camera_MIPI-CSI
Page 31	31.VO-HDMI2.1_TX
Page 32	32.DRAM-LPDDR4X_200P_1X32bit
Page 33	33.VO-LCM_MIPI



Power Tree



Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep On/Off	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y27	1.8V or 3.3V	VCCIO2_1V8 VCC_IO_SD	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCC_IO_SD	VCC_1V8_S0 VCC_IO_SD	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCC_IO_SD	VCC_1V8_S0 VCC_IO_SD	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCC_IO_SD	VCC_1V8_S0 VCC_IO_SD	3.3V


UART TO USB (DEBUG)





Address:Read A3H, Write A2H

radxa


Size	Title:	REV
A3	ROCK 5B	
	Page Name:	05.CONNECT
Date:	Wednesday, June 29, 2022	Sheet 5 of 33



PCIe3.0 x 4 Slot




HDMI2.0 RX




radxa

Size	Title:	REV
A4	ROCK 5B	
	Page Name:	08.VI-HDMI2.0 RX
	Date:	Wednesday, June 29, 2022
	Sheet	8 of 33
	REV	1.1



radxa

Size	Title:	REV
A4	Page Name:	1.1
	ROCK 5B	
Date: Wednesday, June 29, 2022	Sheet 9 of 33	




RK3588_E (OSC/PLL/PMUIO1/2)

Note:

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.


CL=(CL1*CL2/(CL1+CL2))+PCB strays
Total CL<12pF





RK3588_F (PMUIO2)

PMUIO2 Domain

Operating Voltage=1.8V/3.3V





RK3588_C(EMMCIO Domain)


U1000C

1

1

EMMCIO Domain

Operating Voltage=1.8V




RK3588 D (VCCIO2 Domain)

I1000D

1

VCCTO2 Domain

Operating Voltage=1.8V/3.3V




Size	Title: ROCK 5B		REV
A4	Page Name: 13.RK3588_Flash/SD Controller		1.1
Date:	Wednesday, June 29, 2022	Sheet	13 of 33

RK3588_M(TYPEC/DP)

U1000M

USB3.0 OTG/DP1.4 Alt of TYPEC0

USB:U3/Gen1----Controller0
DP:RBR/HBR/HBR2/HBR3



TYPEC&DP MUX Differential Pair:
DATE:95 Ohm +10%

For Typec

USB3.0 OTG/DP1.4 Alt of TYPEC1

USB:U3/Gen1----Controller1
DP:RBR/HBR/HBR2/HBR3



USB30 Differential Pair:
DATE:90 Ohm +10%

For USB30

DP Differential Pair:
DATE:100 Ohm +10%

For VGA

RK3588-Socket


USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	DP_TX_Lane0-3
Option3	USB30X2Lane+DPX2Lane	USB30:Lane0 Lane1 DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:Lane2 Lane3 DP:Lane0 Lane1


RK3588_L(USB2.0 HOST/OTG)

U1000L

USB2.0 of TYPEC0 (OTG/HOST/DEVICE)



USB2.0 of TYPEC1 (OTG/HOST/DEVICE)




USB2.0 HOST0



USB2.0 HOST1



USB2.0 POWER




RK3588-Socket


Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.


RK3588_G (VCCIO1 Domain)



RK3588_H (VCCIO3 Domain)



RK3588 U (SARADC/OTP)





BOOT MODE CONFIG

Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI_M2-FSPI_M1-FSPI_M0-EMMC-SD Card-USB


BOARD ID CONFIG

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	A
LEVEL2	100K	20K	682	0.3V	B
LEVEL3	100K	51K	1365	0.6V	C
LEVEL4	100K	100K	2047	0.9V	D
LEVEL5	100K	200K	2730	1.2V	E
LEVEL6	100K	499K	3412	1.5V	F
LEVEL7	100K	DNP	4095	1.8V	H

RK3588_Q/R(MIPI_D/C_PHY0/1)



RK3588_P(MIPI_CSI_RX_PHY)




MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
Option2	+ Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


Note:
When in single clock lane mode, CLK0P/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode,CLK0P/ON is the clock lane of Data lane0 and Data lane1, while CLK1P/IN is the clock lane of Data lane2 and Data lane3.

Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

RK3588_S (HDMI2.1 TX)



RK3588_T (HDMI2.0 RX)




radxa

Size	Title:	ROCK 5B	REV
A3	Page Name:	17.RK3588_HDMI/eDP Interface	1.1

Date: Wednesday, June 29, 2022 Sheet 17 of 33

RK3588_N (PCIE20)


CLK Differential Pair:
100 Ohm± 10 %
DATA Differential Pair:
PCIE20: 85 Ohm ± 10 %
SATA30: 100 Ohm ± 10 %
USB30: 90ohm + 10 %



PCIE30_PORT0 + PCIE30X4_CTL--- MKEY
PCIE20_0 + PCIE1_0CTL--- RTL8125B
PCIE20_1 + PCIE20_1_2CTL --- EKEY
PCIE20_2 + XXXCC --- USB3_0

RK3588_O (PCIE30)

Note:
Only PCIE30 Controller 0 support RC and EP, Other controller only support RC Mode.




Note: The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
Merge the two mipi csi's power
need 1X105+1X104 cap.


RK3588_J (VCCIO5 Domain)






RK3588 K (VCCIO6 Domain)



RK3588 I (VCCIO4 Domain)






FAN_POWER


Size	Title:	REV
A3	Page Name: 20.Power_DC IN	1.1

radxa


Date: Wednesday, June 29, 2022 Sheet 20 of 33

CODEC ES8316






PMIC RK806-1 Management




PMIC RK806-1 LDO




radxa


VDD_CPU_BIG0






VDD_CPU_BIG1




VDD_NPU




VCC_1V1_NLDO_S3






eMMC FLASH

Default: 7.2mA






TF CARD



USB2.0


USB Impedance 90R





$$I_{lim}(A) = 6800 / R_{set} (\text{ohm})$$

Size	Title:	REV
A4	ROCK 5B	
	Page Name: 27.USB20x2 Double Port	
Date: Wednesday, June 29, 2022	Sheet 27 of 33	1.1


USB3.0 HOST PORT



Type-C PORT




CAM



Note:

As below pin is for Array-MIC board

Pin39:I2C_SCL; Pin40:I2C_SDA;
Pin45:PWREN; Pin49:PDM_SDIO;
Pin50:PDM_SD11; Pin51:PDM_CLK1;
Pin52:PDM_CLK0;Pin65:PDM1_SD12;
Pin66:PDM1_SD13




IMX334:
AVDD=2.8V-3.0V; I=97mA
DVDD=1.1V-1.3V; I=405mA
DOVDD=1.7V-1.9V; I=1mA


radxa

Size	Title:	REV
		1.1
A4	Page Name: 30.VI-Camera_MIPI-CSI	
Date: Wednesday, June 29, 2022	Sheet 30 of 33	

HDMI TX0



HDMI TX eARC



HDMI TX DDC

VCC_3V3_S0 → R65075 (10K, 5%) → Q9521 (2SK3018, SOT_323) → R95076 (1.8K, 5%) → R65022 (5%) → GND

HDMI TX SCL PORT

VCC_3V3_S0 → R65077 (10K, 5%) → Q9521 (2SK3018, SOT_323) → R95078 (1.8K, 5%) → R65022 (5%) → GND


HDMI TX SDA PORT

VCC_3V3_S0 → R65091 (27K, 5%) → Q9524 (2SK3018, SOT_323) → R65092 (27K, 5%) → R65022 (5%) → GND

HDMI TX CEC

VCC_3V3_S0 → R65091 (27K, 5%) → Q9524 (2SK3018, SOT_323) → R65092 (27K, 5%) → R65022 (5%) → GND


HDMI TX CEC PORT





Note:
The controller only support AC coupled link In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.
Switch on in HDMI2.0(TMDS) mode

ls=1.7ohm/2.


HDMI TX1




HDMI TX eARC




HDMI TX RDC




The diagram illustrates the connection between the **VCC_3V3_S0**, **VCC**, and **VCC_5V0** power pins. It also shows the connections for the **R95111**, **R95112**, **R9402**, **Q9533**, **2SK3018**, **SOT_323**, **D5007**, **B519WS**, and **SOD_323** components.





MIPI DPHY1 TX




Note:

Mipi lcd and edp lcd can't be used at the same time

LCD

RT9293B: L5000=22UH
MP3302 : L5000=4.7UH
ETZ1637: L5000=10UH R5004=NC



```

MIPi FPC Pin List

Pin0 :GND
Pin2 :DON
Pin3 :DOP
Pin4 :DSD
Pin5 :DIN
Pin6 :DIP
Pin7 :GND
Pin8 :CLKN
Pin9 :CLKP
Pin10:GND
Pin11:DZN
Pin12:DZP
Pin13:GND
Pin14:DZN
Pin15:DZP
Pin16:GND
Pin17:LCD_PWN_BL(3.3V)
Pin18:NO USE
Pin19:VCC_LCD(3.3V)
Pin20:LCD_RST_B_3.3V
Pin21:HW_ID
Pin22:LCD_BL_EN(1.8V/3.3V)
Pin23:TF_I2C_SCL(3.3V)
Pin24:TF_I2C_SDA(3.3V)
Pin25:TF_INT(3.3V)
Pin26:TF_RST(3.3V)

Pin28:5V0
Pin29:5V0
Pin30:5V0

```



Size	Title: ROCK 5B		REV
A3	Page Name: 33.VO-LCM_MIPI		1.1
Date:	Wednesday, June 29, 2022	Sheet	33 of 33