ModelSim and Testbench

2016/03/18 YZU CSE

Outline

- Introduction
- Hello ModelSim
- Testbench Tutorial
 - Lab 1: 1-bit Full Adder
 - Lab 2: Counter
- Exercise
 - Lab 3: Seg7viewer

Introduction


- A testbench is a virtual environment used to verify the correctness or soundness of a design
- Typically, we spend more than 50% of time to verify/test/debug the design
- When the system becomes larger, it's more and more complex to verify
- Device under test (DUT)
 - Keep tests small and fast
 - Make tests simple to run

Outline

- Introduction
- Hello ModelSim
- Testbench Tutorial
 - Lab 1: 1-bit Full Adder
 - Lab 2: Counter
- Exercise
 - Lab 3: Seg7viewer


Create Project

File -> New -> Project



Create New File

Hello_world.v




Hello ModelSim

The first program of ModelSim

```
⊟module hello world();
     reg clk;
    □initial begin
 6
        clk = 0;
        $display ("Hello World");
        $monitor("time: %g, clk: %b", $time, clk);
     end
10
    □always begin
11
12
        #5 clk = !clk;
13
     end
14
15
     endmodule
```


Compile Veriolog

Compile -> Compile All




Start Simulation


Simulate -> Start Simulation



Run Simulation




Simulation Result



Outline

- Introduction
- Hello ModelSim
- Testbench Tutorial
 - Lab 1: 1-bit Full Adder
 - Lab 2: Counter
- Exercise
 - Lab 3: Seg7viewer

Lab 1: 1-bit Full Adder



Verilog Design


How to verify?

Truth Table

а	b	c_in	sum	c_out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Test Plan

Device under test (DUT)



What is the first step?

Write a Testbench


Create a top module of testbench

Test Case


```
⊟module fulladder tb();
 3
    reg a, b, c in;
 4
     wire sum, c out;
 6
     fulladder fadder_inst(a, b, c_in, sum, c_out);
    □initial begin
9
       a = 0;
10
      b = 0;
11
       c in = 0;
12
                     八十個單位後結束
       #80 $finish;
13
14
     end
15
16
    ⊟always begin
17
       #10 \{a, b, c_in\} = \{a, b, c_in\} + 1;
18
     end
                      延遲十個單位加一
19
20
     endmodule
```

Create Project

File -> New -> Project




Add Existing File




Compile All

Compile -> Compile All




Start Simulation


Simulate -> Start Simulation




Monitor



Run Simuation



Summary for Test Flow



Outline

- Introduction
- Hello ModelSim
- Testbench Tutorial
 - Lab 1: 1-bit Full Adder
 - Lab 2: Counter
- Exercise
 - Lab 3: Seg7viewer

Lab 2: Counter

counter.v

```
⊟module counter(clk, rst, en, out);
 3
     input clk, rst, en;
     output reg [9:0] out;
   □always@(posedge clk or posedge rst) begin
        if(rst) begin
           out = 0; rst 的話counter 為0
        end else begin
                        en的話,out+++++
10
           if(en) begin
11
             out = out + 1;
12
           end
13
           if (out == 30) out = out + 1; //bug
14
        end
                          埋個小蟲做測試
15
     end
16
17
    bendmodule
18
```

Test Plan

Test case:


- 1. Functionality of reset
- 2. Under irregular clock 打不規律的頻率看會怎樣
- 3. Self-checking test 自動化測試

Test Case 1


Test the functionality of async-reset

```
⊟module counter tb async reset();
    reg clk, rst, en;
     wire [9:0] counter out;
 6
     counter counter inst(clk, rst, en, counter out);
   □initial begin
       clk = 0;
10
       rst = 1;
11
    en = 1;
12
    #2 rst = 0;
13
      #32 rst = 1; 2+32 = 34
       #52 rst = 0;
14
                       34+52 = 86
15
     end
16
         不同 block 間不會累加
17
   □always begin
18
        #5 clk = !clk;
19
     end
20
21
     endmodule
22
```

Test Flow



Simulation Result




Test Case 2


- Add some random factors
- Test the irregular clock

```
□module counter tb rand clk();
     reg clk, rst, en;
     wire [9:0] counter out;
 4
 5
 6
     counter counter inst(clk, rst, en, counter out);
 7
   □initial begin
        clk = 0;
10
       rst = 1;
11
        en = 1;
12
        #2 rst = 0;
13
     end
14
15
   ⊟always begin
16
        #5 clk = $random; #和&是系統參數
17
     end
18
19
     endmodule
```

Test Flow



Simulation Result



Test Case 3

有些時候肉眼看不出來,所以請機器幫我們測試

- Make testbench to be automated
- Check Rules (pseudo code):
 - if reset: count is 0
 - if not enable: count is count_old
 - if not reset and enable: count is (count_old + 1)

Counter_tb_selfcheck.v - 1

```
⊟module counter tb selfcheck();
 3
     reg clk, rst, en;
 4
     wire [9:0] counter out;
 5
     counter counter inst(clk, rst, en, counter out);
     reg [9:0] old value;
 9
10
    ⊟initial begin
        clk = 0;
11
12
        rst = 1;
13
        en = 1;
14
15
        #2 rst = 0; //set `rst` = 0 initial
16
        #200 rst = 0; //re-set `rst` = 0 after end-of-random
17
        #200 en = 1; //re-set `rst` = 0 after end-of-random
18
     end
19
```


Counter_tb_selfcheck.v - 2

```
20
   ⊟initial begin: RAND CASE
21
   fork
                    平行的概念,下面的東西會同時執行
22
   repeat (20) begin
23
           @(negedge clk);
24
           rst = $random;
25
         end
26
         repeat (40) begin
27
           @(negedge clk);
28
           en = \$random;
29
         end
30
       join
31
     end
32
33
   ⊟always begin
34
        #5 clk = !clk;
35
     end
36
```


Counter_tb_selfcheck.v - 3

```
□always@(negedge clk) begin
37
38
       if(rst) begin
         if (counter out != 0) begin 確認 counter 有沒有歸零
39
           $display("Reset Error at time %g", $time);
40
41
             $finish; //$stop
42
         end
       end else if (!en) begin 確認 en 沒拉起來,值有沒有改變
43
44
         if (counter out != old value) begin
45
           $display("Enable Error at time %g", $time);
46
             $finish; //$stop
47
         end
                          確認rst沒拉起來,en 拉起來 counter 應該+1
48
       end if (!rst && en) begin
49
         if(counter out != old value + 1) begin
50
             $display("Counting Error at time %g", $time);
51
             $finish; //$stop
52
         end
53
        end
54
55
        old value = counter out;
56
     end
57
58
     endmodule
```

Simulation Flow



Simulation Result



Outline

- Introduction
- Hello ModelSim
- Testbench Tutorial
 - Lab 1: 1-bit Full Adder
 - Lab 2: Counter
- Exercise
 - Lab 3: Seg7viewer

Lab 3: Seg7viewer

```
Emodule seg7viewer(data in, data out);
     input [7:0]data in;
     output [7:0]data out;
     assign data out=seg7Decode(data in);
    □function [7:0] seg7Decode;
    linput [7:0] num;
10
    ⊟begin
11
        case (num)
12
           0 : seq7Decode = 8'b11000000; // 0
13
           1 : seq7Decode = 8'b1111x001; // 1
           2 : seg7Decode = 8'b10100100; // 2
14
15
           3 : seg7Decode = 8'b1011?000; // 3
           4 : seg7Decode = 8'b10011001; // 4
16
           5 : seg7Decode = 8'b1001z011; // 5
17
18
           6 : seg7Decode = 8'b10000010; // 6
19
           7 : seg7Decode = 8'b11xxx000; // 7
           8 : seq7Decode = 8'b10000000; // 8
20
           9 : seq7Decode = 8'b10010000; // 9
21
22
           default:
23
              seq7Decode = 8'b111111111;
24
        endcase
25
    end
     endfunction
26
27
28
    endmodule
```

Test Plan

- Is the design reliable?
- What is the scenario?
- Are the faults under coverage?
- How to generate test case?
- How to write a self-checking testbench?
- etc

Reference

- Art of Writing TestBenches
 - http://www.asic-world.com/verilog/art_testbench_writing.html
- Unit Testing Guidelines
 - http://geosoft.no/development/unittesting.html