# **CA Group 3 Final Project**

Members: b07502151孫定洋、b07611008王鐘霆、b08901169 梁正

### 1.Briefly describe your CPU architecture

#### • CHIP:

CHIP is composed of several modules: PC, reg\_file, Control, Sign\_Extend, MUX\_2\_to\_1, MUX\_3\_to\_1, ALU\_Control, ALU and mulDiv. Then we define the CHIP FSM to have three states:IDLE, SINGLE(take one cycle) and MULTIPLE(take 33 cycle).

# reg\_file:

Use five input ports(rs1\_input, rs2\_input, rd, writeback, RegWrite) and two output ports (rs1\_output, rs2\_output) to control the register file.

Control: Use Op\_input to decide each output signal. Output includes
Branch\_output, MemRead\_output, MemWrite\_output, MemtoReg\_output,
ALUOp\_output, ALUSrc\_output\_1, ALUSrc\_output\_2, RegWrite\_outupt and
jump\_select\_output. Based on different opcode of instructions, outputs will be
changed.

#### Sign\_Extend:

Use opcode from instruction to determine which type the instruction is, then perform different ways of sign extension according to instruction's type.

#### MUX\_2\_to\_1:

Use two inputs ports and a 1-bit select wire to determine the output. (used between PC+4 & PC shift left, between register and ALU and for jump decision)

# • MUX\_3\_to\_1:

Use three inputs ports and a 2-bits select wire to determine the output. (used between memory & register writeback port)

### ALU\_Control:

Use 2 bits opcode from Control module and instruction to determine which ALU operation code is output, which is later used by ALU module.

#### • ALU:

Use operation code derived from output of ALU\_Control to determine which function ALU should perform. We implement ADD, SUB, AND, OR, XOR, MUL, DIV, SLTI, SRAI, SLLI. ADD is also used for AUIPC, JAL, JALR, LW, SW, and SUB is also used for BEQ. In ALU module, we include mulDiv module and use both operation code, valid, ready to tell ALU when to perform MUL or DIV.

#### • mulDiv:

Use codes from hw2 with 2 states (AND, AVG) removed, and output port reduced from 64 to 32 bits.

#### PC

implement by two muxes and one ALU. The first mux output is decided by the branch signal to choose between PC+4 and PC+imm. Then the second mux output, which is PC\_nxt, is decided by jump signal to choose between jump address and the output of the first mux.

2.Describe how you design the data path of instructions not referred in the lecture slides (jal, jalr, auipc, ...)

### • jal:

Use 2 MUX between register and ALU to select PC and offset by ALUSrc\_control\_1 and ALUSrc\_control\_2. Control module will set jump\_select to 1 and ALU to do addition. The result of PC+offset is passed to the MUX\_jump to update PC\_nxt.

Also, set MemtoReg to 2'b10 to select a 3-to-1 MUX which enables writing PC+4 back to rd.

### • jalr:

Use 2 MUX between register and ALU to select PC and imm by ALUSrc\_control\_1 and ALUSrc\_control\_2. Control module will set jump\_select to 1 and ALU to do addition. The result of rs1+imm is passed to the MUX\_jump to update PC\_nxt.

Also, set MemtoReg to 2'b10 to select a 3-to-1 MUX which enables writing PC+4 back to rd.

# • auipc:

Use 2 MUX between register and ALU to select PC and upper imm by ALUSrc\_control\_1 and ALUSrc\_control\_2. ALU will add PC and upper imm and the result is written back to rd through a 3-to-1 MUX with MemtoReg equal to 2'b0.

3.Describe how you handle multi-cycle instructions (mul)

Design a FSM for CHIP, when ALU needs to operate mul or div instructions, we will change the state to MULTIPLE state, which switch back to IDLE state after 33 cycles. Also, switch valid to 1 which enables the mulDiv module. This mulDiv FSM counts to 31, then produces its output result. At the same time, assign PC\_nxt - 4 to PC\_nxt to stop PC address from changing during the calculation.

4.Record total simulation time (CYCLE = 10 ns) leaf:

START!!!	Simulation	Start			
Success! The test	result is .	PASS :)			
====== Simulati	on complete	======= via \$finish(1	) at time	275 NS +	0

perm:

```
START!!! Simulation Start .....

Success!
The test result is .....PASS :)

Simulation complete via $finish(1) at time 1715 NS + 0
```

bonus:

# 5.Describe your observation

- Importance of stalling PC when doing multiple-cycle calculation.
- The valid signal to control the mulDiv calculation's starting cycle and prevent output conflicts.
- ALU operation code can be self-defined instead of following RISC-V manual
- Index of Imm on instruction set listing may be different when it needs to be left shift by 1 bit
- for bonus , we use SIZE\_TEXT=100 in Final\_tb.v to make sure the process going without error.

6. Snapshot the "Register table" in Design Compiler (p. 22)

Register Name	Type	Width	1	Bus	1	MB	1	AR	1	AS	1	SR	1	SS	1	ST	
shreg reg	Flip-flop	64	Ī	Υ	Ī	N	1	Υ	Ī	N	Ī	N	Ī	N	1	N	İ
alu in reg	Flip-flop	32	İ	Υ	j	N	İ	N	İ	N	İ	N	İ	N	İ	N	I
state reg	Flip-flop	3	i	Υ	j	N	İ	Y	İ	N	İ	N	İ	N	İ	N	ı
counter reg	Flip-flop	j 5	İ	Υ	İ	N	İ	Y	İ	N	İ	N	İ	N	İ	N	i

J	Register Name	Type	1	Width	I	Bus	1	МВ	I	AR	1	AS	1	SR	1	SS	Ī	ST	Ī
	state_reg	Flip-flop	١	2	ı	Υ	1	N	I	Υ	ı	N	1	N	1	N	Ī	N	Ī
1	counter_reg	Flip-flop			1	Y	1	N	1	Υ	1	N	1	N	1	N	T	N	
1	PC_reg	Flip-flop			Ţ	Υ	1	N	-	Y	Ţ	N	1	N	1	N	Ţ	N	1
1	PC_reg	Flip-flop	1	1	ı	N	ı	N	ı	N	ı	Υ	ı	N	1	N	ı	N	
Int/																			
THIE	erred memory devic in routine re '/hom		35				/C	A_f	in	al/O	CH:	IP.	v '						
====	in routine re	g_file line 3	35 er		50	2151,									1	=== SS		ST	<del>-</del>

# 7.List a work distribution table

b07502151 孫定洋: PC, CHIP FSM

b07611008 王鐘霆: Control, MUX\_2\_to\_1, Sign\_Extend b08901169 梁正: ALU\_Control, ALU, mulDiv, MUX\_3\_to\_1