
Erica D. Gaffud HDL : Exam


BSCpE 3A Simulations

CIRCUIT DIAGRAM (Number 1)

A. T Flip-Flop




B. JK Flip Flop




Number 2

A. HALF SUBTRACTOR


1) System Module Code




2) Testbench Code



3) Timing Diagram




4) Circuit Diagram




FULL ADDER


1) System Module Code



2) Testbench Code



3) Timing Diagram



4) Circuit Diagram

