

SoftSSD Setup and Usage Guide


CONTENTS

1. Overview.....	1
1.1 Hardware.....	1
1.2 Software	1
1.3 Deployment.....	1
1.4 CSD connection guide	2
2. Software install	2
2.1 Prerequisites.....	2
2.2 Install Vitis and Vivado 2020.2.....	3
3. Deploy the device-side runtime to the CSD.....	8
3.1 Overview of execution steps.....	8
3.2 Compilation and execution process	8

1. Overview

1.1 Hardware

1. Hardware platform: Use Zynq Ultrascale+ MPSoC device and implement it as an SSD with computation capacity (e.g., with ARM CPU or FPGA).



2. Function of ARM Cores (Software).

(1) 4x ARM Cortex A53. One for FTL, three for CSD tasks.

(2) 2x ARM Cortex R5. One for ECC, one for FIL.

3. Function of FPGA (Hardware offloading).

(1) NVMe protocol.


(2) PCIe protocol.

1.2 Software


1. Project github link (private): <https://github.com/duzelin/SoftSSD>.

1.3 Deployment

1. Prepare two host machines: one serves as the host PC for downloading firmware to and monitoring the output from the target board, and the other as the test machine.
2. Install flash chips.
3. (Optional) Configure the flash parameters.
4. Adjust the power switch.
5. Connect the board to the host PC
6. Insert the board into the test machine's PCIe slot.
7. Boot the board by downloading and launching the firmware.
8. Boot the **test machine's**
9. The storage device can be observed using `lspci` or `lsblk`.



1.4 CSD connection guide



1. Power delivery and regulation (1-1 12V DC power, 1-2 On/Off control, 1-3 Voltage control),
2. Debug interfaces (2-1 JTAG, 2-2 UART),
3. A PCIe interface for host connectivity (3), and
4. NAND flash interfaces to connect multiple flash packages (4).

2. Software install

2.1 Prerequisites

1. OS: Ubuntu22.04
2. Vivado: Vivado 2020.2

2.2 Install Vitis and Vivado 2020.2

1. Visit the download URL:

<https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive.html>, then click the link below to download the installation package.

Vivado Design Suite - HLx Editions - 2020.2 Full Product Installation

Important Information

Vivado® Design Suite 2020.2 is now available

- Public access support for the Xilinx® Versal™ Platforms
- Petalinux now a part of Xilinx Unified Installer
- Access Block Design container now to create team-based designs
- Abstract Shell for Dynamic Function eXchange
- 2020.2 Introduces Vitis™ HLS for Vivado flows
- Add-on for MATLAB® and Simulink® (Unified Model Composer and System Generator)

We strongly recommend to use the web installers as it reduces download time and saves significant disk space.

Please see [Installer Information](#) for details.

Note:


- Download verification is only supported with Google Chrome and Microsoft Edge web browsers.
- Beginning this release, the Single File Download and the Webinstaller supports all products. Vivado Lab Solutions and Document Navigator are included in both the Single File Download and Webinstaller packages.

Download Verification

[Vivado HLx 2020.2: All OS installer Single-File Download \(TAR/GZIP - 43.07 GB\)](#)

MD5 SUM Value : 523e8596f114ab5e389c14df50ecb1d

Please note that an AMD account is required to download this installation package. Please register and download it.



2. After logging in successfully, click Download. Once the download is complete, extract the compressed package and enter the directory.

Filename:
Xilinx_Unified_2020.2_1118_1232.tar.gz


If you are downloading the Vivado / Vitis unified installer, you will receive a follow-up confirmation email with a notice regarding our Developer Program.

You can read about how we handle your personal data, your personal data rights, and how you can contact us in our [privacy notice](#).

[Download](#)

3. Run the following command and select "No".

```
sudo dpkg-reconfigure dash
```




4. Execute the following commands to install Vivado.

```
cd Xilinx_Unified_2020.2_1118_1232/  
sudo ./xsetup
```


(1) We need to use Vivado 2020.2 version. Therefore, when the following prompt appears, select "Continue".




(2) Click "Next".




(3) Select "Vitis". Choosing this option will automatically install Vivado. Then, click "Next".




(4) Install the default components.




(5) Select all "I Agree" options, then click "Next".




(6) Specify the installation location, then click "Next".



(7) Click "Install" to begin the installation.



(8) Wait for the installation to be completed.



5. Update the bashrc to enable launching Vivado/Vitis from the shell.

(1) Execute the following command to open the file `~/.bashrc`.

```
vim ~/.bashrc
```

(2) Add the following content at the end of the file. The directory paths are on the installation location of the Vivado/Vitis software

```
source /tools/Xilinx/Vivado/2020.2/settings64.sh
source /tools/Xilinx/Vitis_HLS/2020.2/settings64.sh
export PATH=/usr/bin:$PATH
```

(3) Update the bashrc.

```
source ~/.bashrc
```

6. Install the USB driver. Open the terminal and enter the following two commands in sequence:


```
cd /tools/Xilinx/Vivado/2020.2/data/xicom/cable_drivers/lin64/install_script/install_drivers/
sudo ./install_drivers
```

7. Enter the command `vivado` in the terminal to launch the Vivado interface.

```
embed@embed-desktop:/tools/Xilinx/Vivado/2020.2/data/xicom/cable_drivers/lin64/install_script/install_drivers$ vivado
CRITICAL WARNING: [Common 17-183] Failed to open handle vivado.jou. Please check access permission of directory '/tools/Xilinx/Vivado/2020.2/data/xicom/cable_drivers/lin64/install_script/install_drivers'. You should restart the application from a writable working directory.
CRITICAL WARNING: [Common 17-183] Failed to open handle vivado.log. Please check access permission of directory '/tools/Xilinx/Vivado/2020.2/data/xicom/cable_drivers/lin64/install_script/install_drivers'. You should restart the application from a writable working directory.

***** Vivado v2020.2 (64-bit)
**** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
**** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
```

The displayed Vivado interface is as follows:



8. Enter the command `vitis` in the shell to open the Vitis interface.


```

embed@embed-desktop:~/Desktop/soda$ vitis
***** Xilinx Vitis Development Environment
***** Vitis v2020.2 (64-bit)
**** SW Build 3064172 on 2020-11-18-06:24:19
** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Launching Vitis with command /tools/Xilinx/Vitis/2020.2/eclipse/lnx64.o/eclipse -vmargs -Xms64m -Xmx1
024m -Dorg.eclipse.swt.internal.gtk.cairographics=false -Dosgi.configuration.area=@user.home/.Xilinx/
Vitis/2020.2 --add-modules=ALL-SYSTEM --add-opens=java.base/java.nio=ALL-UNNAMED --add-opens=java.des
ktop/sun.swing=ALL-UNNAMED --add-opens=java.desktop/java.awt=ALL-UNNAMED --add-opens=java.desktop/
javax.swing.tree=ALL-UNNAMED --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED - -add-opens=
java.desktop/java.awt.plaf.synth=ALL-UNNAMED --add-opens=java.desktop/con.sun.awt=ALL-UNNAMED --ad
d-opens=java.desktop/sun.awt.X11=ALL-UNNAMED &

```

The displayed interface is as follows:



3. Deploy the device-side runtime to the CSD

3.1 Overview of execution steps

1. First, insert the CSD into the PCIe slot on the motherboard of your PC, and connect the serial cable (for debug information output) and JTAG cable (for program downloading).
2. Execute steps 1-4 from "Section 3.2 Compilation and Execution Process".
3. Restart the PC.
4. Execute step 5 from "Section 3.2 Compilation and Execution Process".

3.2 Compilation and execution process

1. Download the source code from GitHub.

```
git clone https://github.com/duzelin/SoftSSD
```

2. Enter the soda directory and create a new workspace.

```
cd SoftSSD
mkdir workspace
```

3. Modify the content in the file SoftSSD/scripts/create_projects.tcl. Note that the XSA_FILE path on line 7 should be set to the directory path under the soda folder.

```

set PLATFORM_NAME hardnvme4core
set SYS_PROJ_NAME nvme_ftl_system
set FTL_PROJ_NAME nvme_ftl
set FIL_PROJ_NAME nvme_fil
set ECC_PROJ_NAME nvme_ecc

set XSA_FILE [Your XSA PATH]

catch {platform remove $PLATFORM_NAME}

```

```

catch {app remove $FTL_PROJ_NAME}
catch {app remove $FIL_PROJ_NAME}
catch {app remove $ECC_PROJ_NAME}

platform create -name $PLATFORM_NAME \
-hw $XSA_FILE \
-proc {psu_cortexa53_0} -os {standalone} -arch {64-bit} -fsbl-target {psu_cortexa53_0}

platform write
platform generate -domains
platform active {hardnvme4core}
bsp reload
bsp setlib -name xilffs
bsp write
bsp reload
catch {bsp regenerate}
platform active {hardnvme4core}
domain create -name {standalone_psu_cortexr5_0} -display-name {standalone_psu_cortexr5_0} -os
{standalone} -proc {psu_cortexr5_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}
domain create -name {standalone_psu_cortexr5_1} -display-name {standalone_psu_cortexr5_1} -os
{standalone} -proc {psu_cortexr5_1} -runtime {cpp} -arch {32-bit} -support-app {empty_application}
platform generate -domains
platform write
domain active {zynqmp_fsbl}
domain active {zynqmp_pmufw}
domain active {standalone_domain}
domain active {standalone_psu_cortexr5_0}
domain active {standalone_psu_cortexr5_1}
platform generate -quick
platform generate

# Create FTL project
app create -name $FTL_PROJ_NAME -sysproj $SYS_PROJ_NAME -platform $PLATFORM_NAME -domain
standalone_domain -template "Empty Application"
app config -name $FTL_PROJ_NAME -add include-path "\${workspace_loc:$FTL_PROJ_NAME/include}"
app config -name $FTL_PROJ_NAME -add libraries m

# Create FIL project
app create -name $FIL_PROJ_NAME -sysproj $SYS_PROJ_NAME -platform $PLATFORM_NAME -domain
standalone_psu_cortexr5_0 -template "Empty Application"
app config -name $FIL_PROJ_NAME -add include-path "\${workspace_loc:$FIL_PROJ_NAME/src}"
app config -name $FIL_PROJ_NAME -add include-path "\${workspace_loc:$FTL_PROJ_NAME/include}"

# Create ECC project
app create -name $ECC_PROJ_NAME -sysproj $SYS_PROJ_NAME -platform $PLATFORM_NAME -domain
standalone_psu_cortexr5_1 -template "Empty Application"
app config -name $ECC_PROJ_NAME -add include-path "\${workspace_loc:$ECC_PROJ_NAME/src}"
app config -name $ECC_PROJ_NAME -add include-path "\${workspace_loc:$FTL_PROJ_NAME/include}"set
PLATFORM_NAME zu_onf18

```

4. Download the Runtime to the CSD.

(1) Enter vitis in the Shell to launch the Vitis interface.


```

embed@embed-desktop:~/Desktop/soda$ vitis
***** Xilinx Vitis Development Environment
***** Vitis v2020.2 (64-bit)
*** SW Build 3064172 on 2020-11-18-06:24:19
** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


Launching Vitis with command /tools/Xilinx/Vitis/2020.2/eclipse/lnx64.o/eclipse -vmargs -Xms64m -Xmx1
024m -Dorg.eclipse.swt.internal.gtk.cairographics=false -Dosgl.configuration.area=@user.home/.Xilinx/
Vitis/2020.2 --add-modules=ALL-SYSTEM --add-opens=java.base/java.nio=ALL-UNNAMED --add-opens=java.des
ktop/sun.swing=ALL-UNNAMED --add-opens=java.desktop/javax.swing.swing=ALL-UNNAMED --add-opens=java.desktop/
javax.swing.tree=ALL-UNNAMED --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED --add-opens=
java.desktop/javax.swing.plaf.synth=ALL-UNNAMED --add-opens=java.desktop/com.sun.awt=ALL-UNNAMED --ad
d-opens=java.desktop/sun.awt.X11=ALL-UNNAMED &

```


(2) Set the workspace to the newly created workspace directory under the soda folder, then click Launch.



After success, the following interface is displayed.



(3) Open the XSCT Console.



(4) In the XSCT shell, enter the following command, specifying the location of the create_projects.tcl file.

```
source /home/embed/Desktop/soda/myssd_sdk/scripts/create_projects.tcl
```



Run the command. Red warnings during execution can be ignored. Upon successful execution, the following will be displayed.

```

clockps_g.o psu_cortexr5_1/lib/print.o psu_cortexr5_1/lib/xclockps_sinit.o psu_cortexr5_1/lib/cpputest_time.o psu_cortexr5_1/lib/xuartps.o
/tools/Xilinx/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin/..../x86_64-oesdk-linux/usr/bin/arm-xilinx-eabi/arm-xilinx-eabi-ar.real: cre
Finished building libraries
No system project exists, creating new system project.
xsct%

```


(5) Navigate to the directory SoftSSD and execute the following command.

```


cd ~/SoftSSD
./scripts/populate_workspace.sh ../workspace

```

Then click the leftmost interface expansion button. You will now see that all projects have been created.



(7) Compile the code: Right-click on nvme_ftl_system --> Build Project.



Compilation completed successfully.

(8) Right click the nvme_ftl_system project in Vitis, “Run As” -> “Run configurations...”, double click “System Project Debug” to add new a run configuration SystemDebugger_nvme_ftl_system. Under the “Target Setup” tab, deselect “Use FSBL flow for initialization” and select “Reset APU”, “Reset RPU”, “Enable RPU Split Mode”, “Run psu_init” and “PL Powerup”. Press “Run” to run the project.