




















BOOT Pin Notes

BOOT0=0 -> Flash (Default)
BOOT0=1 & BOOT1=0 -> ROM bootloader.

JP5 normally OPEN; close only when testing alternate boot.

Open-source hardware
Copyright (c) 2026 E. Watson
SPDX-License-Identifier: CERN-OHL-P-2.0
Several debug interfaces exposed for development purposes
E. Watson

Sheet: /
File: stm32_debug_board.kicad_sch

Title: STM32 Debug Board

Size: A3	Date: 2026-10-31	**Rev: 1.0**
KiCad E.D.A. 10.0.3		Id: 1/1