




	UNIVERSIDAD DE COSTA RICA ESCUELA DE INGENIERÍA ELÉCTRICA Departamento de Automática SET DE INSTRUCCIONES HC12	
IE-623 MICROPROCESADORES		

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
ABA	(A) + (B) \Rightarrow A Add Accumulators A and B	INH	18 06	2	-	-	Δ	-	Δ	Δ	Δ	Δ
ABX	(B) + (X) \Rightarrow X <i>Translates to LEAX B,X</i>	IDX	1A E5	2	-	-	-	-	-	-	-	-
ABY	(B) + (Y) \Rightarrow Y <i>Translates to LEAY B,Y</i>	IDX	19 ED	2	-	-	-	-	-	-	-	-
ADCA <i>opr</i>	(A) + (M) + C \Rightarrow A Add with Carry to A	IMM	89 ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
		DIR	99 dd	3	-	-	-	-	-	-	-	-
		EXT	B9 hh ll	3	-	-	-	-	-	-	-	-
		IDX	A9 xb	3	-	-	-	-	-	-	-	-
		IDX1	A9 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	A9 xb ee ff	4	-	-	-	-	-	-	-	-
		[D,IDX]	A9 xb	6	-	-	-	-	-	-	-	-
ADCB <i>opr</i>	(B) + (M) + C \Rightarrow B Add with Carry to B	[IDX2]	A9 xb ee ff	6	-	-	-	-	-	-	-	-
		IMM	C9 ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
		DIR	D9 dd	3	-	-	-	-	-	-	-	-
		EXT	F9 hh ll	3	-	-	-	-	-	-	-	-
		IDX	E9 xb	3	-	-	-	-	-	-	-	-
		IDX1	E9 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	E9 xb ee ff	4	-	-	-	-	-	-	-	-
ADDA <i>opr</i>	(A) + (M) \Rightarrow A Add without Carry to A	[D,IDX]	E9 xb	6	-	-	-	-	-	-	-	-
		[IDX2]	E9 xb ee ff	6	-	-	-	-	-	-	-	-
		IMM	8B ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
		DIR	9B dd	3	-	-	-	-	-	-	-	-
		EXT	BB hh ll	3	-	-	-	-	-	-	-	-
		IDX	AB xb	3	-	-	-	-	-	-	-	-
		IDX1	AB xb ff	3	-	-	-	-	-	-	-	-
ADDB <i>opr</i>	(B) + (M) \Rightarrow B Add without Carry to B	IDX2	AB xb ee ff	4	-	-	-	-	-	-	-	-
		[D,IDX]	AB xb	6	-	-	-	-	-	-	-	-
		[IDX2]	AB xb ee ff	6	-	-	-	-	-	-	-	-
		IMM	CB ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
		DIR	DB dd	3	-	-	-	-	-	-	-	-
		EXT	FB hh ll	3	-	-	-	-	-	-	-	-
		IDX	EB xb	3	-	-	-	-	-	-	-	-
ADDD <i>opr</i>	(A:B) + (M:M+1) \Rightarrow A:B Add 16-Bit to D (A:B)	IDX1	EB xb ff	3	-	-	-	-	-	-	-	-
		IDX2	EB xb ee ff	4	-	-	-	-	-	-	-	-
		[D,IDX]	EB xb	6	-	-	-	-	-	-	-	-
		[IDX2]	EB xb ee ff	6	-	-	-	-	-	-	-	-
		IMM	C3 jj kk	2	-	-	-	-	Δ	Δ	Δ	Δ
		DIR	D3 dd	3	-	-	-	-	-	-	-	-
		EXT	F3 hh ll	3	-	-	-	-	-	-	-	-
		IDX	E3 xb	3	-	-	-	-	-	-	-	-
		IDX1	E3 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	E3 xb ee ff	4	-	-	-	-	-	-	-	-
		[D,IDX]	E3 xb	6	-	-	-	-	-	-	-	-
		[IDX2]	E3 xb ee ff	6	-	-	-	-	-	-	-	-



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
ANDA <i>opr</i>	(A) • (M) ⇒ A Logical And A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	84 ii 94 dd B4 hh ll A4 xb A4 xb ff A4 xb ee ff A4 xb A4 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
ANDB <i>opr</i>	(B) • (M) ⇒ B Logical And B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C4 ii D4 dd F4 hh ll E4 xb E4 xb ff E4 xb ee ff E4 xb E4 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
ANDCC <i>opr</i>	(CCR) • (M) ⇒ CCR Logical And CCR with Memory	IMM	10 ii	1	↓	↓	↓	↓	↓	↓	↓	↓
ASL <i>opr</i>	 Arithmetic Shift Left	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	78 hh ll 68 xb 68 xb ff 68 xb ee ff 68 xb 68 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ASLA ASLB	Arithmetic Shift Left Accumulator A Arithmetic Shift Left Accumulator B	INH INH	48 58	1 1								
ASLD	 Arithmetic Shift Left Double	INH	59	1	-	-	-	-	Δ	Δ	Δ	Δ
ASR <i>opr</i>	 Arithmetic Shift Right	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	77 hh ll 67 xb 67 xb ff 67 xb ee ff 67 xb 67 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ASRA ASRB	Arithmetic Shift Right Accumulator A Arithmetic Shift Right Accumulator B	INH INH	47 57	1 1								
BCC <i>rel</i>	Branch if Carry Clear (if C = 0)	REL	24 rr	3/1	-	-	-	-	-	-	-	-
BCLR <i>opr, msk</i>	(M) • (mm) ⇒ M Clear Bit(s) in Memory	DIR EXT IDX IDX1 IDX2	4D dd mm 1D hh ll mm 0D xb mm 0D xb ff mm 0D xb ee ff mm	4 4 4 4 6	-	-	-	-	Δ	Δ	0	-
BCS <i>rel</i>	Branch if Carry Set (if C = 1)	REL	25 rr	3/1	-	-	-	-	-	-	-	-
BEQ <i>rel</i>	Branch if Equal (if Z = 1)	REL	27 rr	3/1	-	-	-	-	-	-	-	-
BGE <i>rel</i>	Branch if Greater Than or Equal (if N ⊕ V = 0) (signed)	REL	2C rr	3/1	-	-	-	-	-	-	-	-
BGND	Place CPU in Background Mode see Background Mode section.	INH	00	5	-	-	-	-	-	-	-	-
BGT <i>rel</i>	Branch if Greater Than (if Z ⊕ (N ⊕ V) = 0) (signed)	REL	2E rr	3/1	-	-	-	-	-	-	-	-
BHI <i>rel</i>	Branch if Higher (if C ⊕ Z = 0) (unsigned)	REL	22 rr	3/1	-	-	-	-	-	-	-	-



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
BHS <i>rel</i>	Branch if Higher or Same (if C = 0) (unsigned) same function as BCC	REL	24 rr	3/1	-	-	-	-	-	-	-	-
BITA <i>opr</i>	(A) • (M) Logical And A with Memory	IMM	85 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	95 dd	3								
		EXT	B5 hh ll	3								
		IDX	A5 xb	3								
		IDX1	A5 xb ff	3								
		IDX2	A5 xb ee ff	4								
		[D,IDX] [IDX2]	A5 xb A5 xb ee ff	6 6								
BITB <i>opr</i>	(B) • (M) Logical And B with Memory	IMM	C5 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	D5 dd	3								
		EXT	F5 hh ll	3								
		IDX	E5 xb	3								
		IDX1	E5 xb ff	3								
		IDX2	E5 xb ee ff	4								
		[D,IDX] [IDX2]	E5 xb E5 xb ee ff	6 6								
BLE <i>rel</i>	Branch if Less Than or Equal (if Z + (N ⊕ V) = 1) (signed)	REL	2F rr	3/1	-	-	-	-	-	-	-	-
BLO <i>rel</i>	Branch if Lower (if C = 1) (unsigned) same function as BCS	REL	25 rr	3/1	-	-	-	-	-	-	-	-
BLS <i>rel</i>	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	3/1	-	-	-	-	-	-	-	-
BLT <i>rel</i>	Branch if Less Than (if N ⊕ V = 1) (signed)	REL	2D rr	3/1	-	-	-	-	-	-	-	-
BMI <i>rel</i>	Branch if Minus (if N = 1)	REL	2B rr	3/1	-	-	-	-	-	-	-	-
BNE <i>rel</i>	Branch if Not Equal (if Z = 0)	REL	26 rr	3/1	-	-	-	-	-	-	-	-
BPL <i>rel</i>	Branch if Plus (if N = 0)	REL	2A rr	3/1	-	-	-	-	-	-	-	-
BRA <i>rel</i>	Branch Always (if 1 = 1)	REL	20 rr	3	-	-	-	-	-	-	-	-
BRCLR <i>opr, msk, rel</i>	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR	4F dd mm rr	4	-	-	-	-	-	-	-	-
		EXT	1F hh ll mm rr	5								
		IDX	0F xb mm rr	4								
		IDX1	0F xb ff mm rr	6								
		IDX2	0F xb ee ff mm rr	8								
BRN <i>rel</i>	Branch Never (if 1 = 0)	REL	21 rr	1	-	-	-	-	-	-	-	-
BRSET <i>opr, msk, rel</i>	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Set)	DIR	4E dd mm rr	4	-	-	-	-	-	-	-	-
		EXT	1E hh ll mm rr	5								
		IDX	0E xb mm rr	4								
		IDX1	0E xb ff mm rr	6								
		IDX2	0E xb ee ff mm rr	8								
BSET <i>opr, msk</i>	(M) + (mm) ⇒ M Set Bit(s) in Memory	DIR	4C dd mm	4	-	-	-	-	Δ	Δ	0	-
		EXT	1C hh ll mm	4								
		IDX	0C xb mm	4								
		IDX1	0C xb ff mm	4								
		IDX2	0C xb ee ff mm	6								
BSR <i>rel</i>	(SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) Subroutine address ⇒ PC Branch to Subroutine	REL	07 rr	4	-	-	-	-	-	-	-	-

	UNIVERSIDAD DE COSTA RICA ESCUELA DE INGENIERÍA ELÉCTRICA Departamento de Automática SET DE INSTRUCCIONES HC12 IE-623 MICROPROCESADORES	
---	--	---

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
BVC <i>rel</i>	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	3/1	-	-	-	-	-	-	-	-
BVS <i>rel</i>	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	3/1	-	-	-	-	-	-	-	-
CALL <i>opr, page</i>	(SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) (SP) - 1 ⇒ SP; (PPG) ⇒ M _(SP) ; pg ⇒ PPAGE register; Program address ⇒ PC Call subroutine in extended memory (Program may be located on another expansion memory page.)	EXT IDX IDX1 IDX2	4A hh ll pg 4B xb pg 4B xb ff pg 4B xb ee ff pg	8 8 8 9	-	-	-	-	-	-	-	-
CALL [D,r] CALL [<i>opr</i> ,r]	Indirect modes get program address and new pg value based on pointer. <i>r</i> = X, Y, SP, or PC	[D,IDX] [IDX2]	4B xb 4B xb ee ff	10 10	-	-	-	-	-	-	-	-
CBA	(A) - (B) Compare 8-Bit Accumulators	INH	18 17	2	-	-	-	-	Δ	Δ	Δ	Δ
CLC	0 ⇒ C <i>Translates to</i> ANDCC #\$FE	IMM	10 FE	1	-	-	-	-	-	-	-	0
CLI	0 ⇒ I <i>Translates to</i> ANDCC #\$EF (enables I-bit interrupts)	IMM	10 EF	1	-	-	-	0	-	-	-	-
CLR <i>opr</i>	0 ⇒ M Clear Memory Location	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	79 hh ll 69 xb 69 xb ff 69 xb ee ff 69 xb 69 xb ee ff	3 2 3 3 5 5	-	-	-	-	0	1	0	0
CLRA	0 ⇒ A Clear Accumulator A	INH	87	1	-	-	-	-	-	-	-	-
CLRB	0 ⇒ B Clear Accumulator B	INH	C7	1	-	-	-	-	-	-	-	-
CLV	0 ⇒ V <i>Translates to</i> ANDCC #\$FD	IMM	10 FD	1	-	-	-	-	-	-	0	-
CMPA <i>opr</i>	(A) - (M) Compare Accumulator A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	81 ii 91 dd B1 hh ll A1 xb A1 xb ff A1 xb ee ff A1 xb A1 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
CMPB <i>opr</i>	(B) - (M) Compare Accumulator B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C1 ii D1 dd F1 hh ll E1 xb E1 xb ff E1 xb ee ff E1 xb E1 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
COM <i>opr</i>	$(\bar{M}) \Rightarrow M$ equivalent to \$FF - (M) $\Rightarrow M$ 1's Complement Memory Location	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	71 hh ll 61 xb 61 xb ff 61 xb ee ff 61 xb 61 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	0	1
COMA	$(\bar{A}) \Rightarrow A$ Complement Accumulator A	INH	41	1								
COMB	$(\bar{B}) \Rightarrow B$ Complement Accumulator B	INH	51	1								
CPD <i>opr</i>	(A:B) - (M:M+1) Compare D to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8C jj kk 9C dd BC hh ll AC xb AC xb ff AC xb ee ff AC xb AC xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
CPS <i>opr</i>	(SP) - (M:M+1) Compare SP to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8F jj kk 9F dd BF hh ll AF xb AF xb ff AF xb ee ff AF xb AF xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
CPX <i>opr</i>	(X) - (M:M+1) Compare X to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8E jj kk 9E dd BE hh ll AE xb AE xb ff AE xb ee ff AE xb AE xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
CPY <i>opr</i>	(Y) - (M:M+1) Compare Y to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8D jj kk 9D dd BD hh ll AD xb AD xb ff AD xb ee ff AD xb AD xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	3	-	-	-	-	Δ	Δ	?	Δ
DBEQ <i>cntr, rel</i>	(cntr) - 1 \Rightarrow cntr if (cntr) = 0, then Branch else Continue to next instruction Decrement Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
DBNE <i>cntr, rel</i>	(cntr) - 1 \Rightarrow cntr If (cntr) not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if \neq 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-

	UNIVERSIDAD DE COSTA RICA ESCUELA DE INGENIERÍA ELÉCTRICA Departamento de Automática SET DE INSTRUCCIONES HC12 IE-623 MICROPROCESADORES	
---	--	---

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
DEC <i>opr</i>	(M) – \$01 ⇒ M Decrement Memory Location	EXT	73 hh ll	4	–	–	–	–	Δ	Δ	Δ	–
		IDX	63 xb	3								
		IDX1	63 xb ff	4								
		IDX2	63 xb ee ff	5								
		[D,IDX]	63 xb	6								
		[IDX2]	63 xb ee ff	6								
DECA	(A) – \$01 ⇒ A Decrement A	INH	43	1								
DECB	(B) – \$01 ⇒ B Decrement B	INH	53	1								
DES	(SP) – \$0001 ⇒ SP <i>Translates to LEAS –1,SP</i>	IDX	1B 9F	2	–	–	–	–	–	–	–	–
DEX	(X) – \$0001 ⇒ X Decrement Index Register X	INH	09	1	–	–	–	–	–	Δ	–	–
DEY	(Y) – \$0001 ⇒ Y Decrement Index Register Y	INH	03	1	–	–	–	–	–	Δ	–	–
EDIV	(Y:D) ÷ (X) ⇒ Y Remainder ⇒ D 32 × 16 Bit ⇒ 16 Bit Divide (unsigned)	INH	11	11	–	–	–	–	Δ	Δ	Δ	Δ
EDIVS	(Y:D) ÷ (X) ⇒ Y Remainder ⇒ D 32 × 16 Bit ⇒ 16 Bit Divide (signed)	INH	18 14	12	–	–	–	–	Δ	Δ	Δ	Δ
EMACS <i>sum</i>	(M _(X) :M _(X+1)) × (M _(Y) :M _(Y+1)) + (M~M+3) ⇒ M~M+3 16 × 16 Bit ⇒ 32 Bit Multiply and Accumulate (signed)	Special	18 12 hh ll	13	–	–	–	–	Δ	Δ	Δ	Δ
EMAXD <i>opr</i>	MAX((D), (M:M+1)) ⇒ D MAX of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare ((D) – (M:M+1))	IDX	18 1A xb	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX1	18 1A xb ff	4								
		IDX2	18 1A xb ee ff	5								
		[D,IDX]	18 1A xb	7								
		[IDX2]	18 1A xb ee ff	7								
EMAXM <i>opr</i>	MAX((D), (M:M+1)) ⇒ M:M+1 MAX of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare ((D) – (M:M+1))	IDX	18 1E xb	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX1	18 1E xb ff	5								
		IDX2	18 1E xb ee ff	6								
		[D,IDX]	18 1E xb	7								
		[IDX2]	18 1E xb ee ff	7								
EMIND <i>opr</i>	MIN((D), (M:M+1)) ⇒ D MIN of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare ((D) – (M:M+1))	IDX	18 1B xb	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX1	18 1B xb ff	4								
		IDX2	18 1B xb ee ff	5								
		[D,IDX]	18 1B xb	7								
		[IDX2]	18 1B xb ee ff	7								
EMINM <i>opr</i>	MIN((D), (M:M+1)) ⇒ M:M+1 MIN of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare ((D) – (M:M+1))	IDX	18 1F xb	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX1	18 1F xb ff	5								
		IDX2	18 1F xb ee ff	6								
		[D,IDX]	18 1F xb	7								
		[IDX2]	18 1F xb ee ff	7								
EMUL	(D) × (Y) ⇒ Y:D 16 × 16 Bit Multiply (unsigned)	INH	13	3	–	–	–	–	Δ	Δ	–	Δ
EMULS	(D) × (Y) ⇒ Y:D 16 × 16 Bit Multiply (signed)	INH	18 13	3	–	–	–	–	Δ	Δ	–	Δ



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
EORA <i>opr</i>	$(A) \oplus (M) \Rightarrow A$ Exclusive-OR A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	88 ii 98 dd B8 hh ll A8 xb A8 xb ff A8 xb ee ff A8 xb A8 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
EORB <i>opr</i>	$(B) \oplus (M) \Rightarrow B$ Exclusive-OR B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C8 ii D8 dd F8 hh ll E8 xb E8 xb ff E8 xb ee ff E8 xb E8 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
ETBL <i>opr</i>	$(M:M+1) + [(B) \times ((M+2:M+3) - (M:M+1))] \Rightarrow D$ 16-Bit Table Lookup and Interpolate Initialize B, and index before ETBL. <ea> points at first table entry (M:M+1) and B is fractional part of lookup value (no indirect addr. modes allowed)	IDX	18 3F xb	10	-	-	-	-	Δ	Δ	-	?
EXG <i>r1, r2</i>	$(r1) \Leftrightarrow (r2)$ (if r1 and r2 same size) or \$00:(r1) \Rightarrow r2 (if r1=8-bit; r2=16-bit) or $(r1_{low}) \Leftrightarrow (r2)$ (if r1=16-bit; r2=8-bit) r1 and r2 may be A, B, CCR, D, X, Y, or SP	INH	B7 eb	1	-	-	-	-	-	-	-	-
FDIV	$(D) \div (X) \Rightarrow X; r \Rightarrow D$ 16 \times 16 Bit Fractional Divide	INH	18 11	12	-	-	-	-	-	Δ	Δ	Δ
IBEQ <i>cntr, rel</i>	$(cntr) + 1 \Rightarrow cntr$ If $(cntr) = 0$, then Branch else Continue to next instruction Increment Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
IBNE <i>cntr, rel</i>	$(cntr) + 1 \Rightarrow cntr$ if $(cntr) \neq 0$, then Branch; else Continue to next instruction Increment Counter and Branch if $\neq 0$ (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
IDIV	$(D) \div (X) \Rightarrow X; r \Rightarrow D$ 16 \times 16 Bit Integer Divide (unsigned)	INH	18 10	12	-	-	-	-	-	Δ	0	Δ
IDIVS	$(D) \div (X) \Rightarrow X; r \Rightarrow D$ 16 \times 16 Bit Integer Divide (signed)	INH	18 15	12	-	-	-	-	Δ	Δ	Δ	Δ



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
INC <i>opr</i>	(M) + \$01 \Rightarrow M Increment Memory Byte	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	72 hh ll 62 xb 62 xb ff 62 xb ee ff 62 xb 62 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	-
INCA	(A) + \$01 \Rightarrow A Increment Acc. A	INH	42	1	-	-	-	-	-	-	-	-
INCB	(B) + \$01 \Rightarrow B Increment Acc. B	INH	52	1	-	-	-	-	-	-	-	-
INS	(SP) + \$0001 \Rightarrow SP <i>Translates to LEAS 1,SP</i>	IDX	1B 81	2	-	-	-	-	-	-	-	-
INX	(X) + \$0001 \Rightarrow X Increment Index Register X	INH	08	1	-	-	-	-	-	Δ	-	-
INY	(Y) + \$0001 \Rightarrow Y Increment Index Register Y	INH	02	1	-	-	-	-	-	Δ	-	-
JMP <i>opr</i>	Subroutine address \Rightarrow PC Jump	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	06 hh ll 05 xb 05 xb ff 05 xb ee ff 05 xb 05 xb ee ff	3 3 3 4 6 6	-	-	-	-	-	-	-	-
JSR <i>opr</i>	(SP) - 2 \Rightarrow SP; RTN _H :RTN _L \Rightarrow M _(SP) :M _(SP+1) ; Subroutine address \Rightarrow PC Jump to Subroutine	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	17 dd 16 hh ll 15 xb 15 xb ff 15 xb ee ff 15 xb 15 xb ee ff	4 4 4 4 5 7 7	-	-	-	-	-	-	-	-
LBCC <i>rel</i>	Long Branch if Carry Clear (if C = 0)	REL	18 24 qq rr	4/3	-	-	-	-	-	-	-	-
LBCS <i>rel</i>	Long Branch if Carry Set (if C = 1)	REL	18 25 qq rr	4/3	-	-	-	-	-	-	-	-
LBEQ <i>rel</i>	Long Branch if Equal (if Z = 1)	REL	18 27 qq rr	4/3	-	-	-	-	-	-	-	-
LBGE <i>rel</i>	Long Branch Greater Than or Equal (if N \oplus V = 0) (signed)	REL	18 2C qq rr	4/3	-	-	-	-	-	-	-	-
LBGT <i>rel</i>	Long Branch if Greater Than (if Z + (N \oplus V) = 0) (signed)	REL	18 2E qq rr	4/3	-	-	-	-	-	-	-	-
LBHI <i>rel</i>	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	4/3	-	-	-	-	-	-	-	-
LBHS <i>rel</i>	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	4/3	-	-	-	-	-	-	-	-
LBLE <i>rel</i>	Long Branch if Less Than or Equal (if Z + (N \oplus V) = 1) (signed)	REL	18 2F qq rr	4/3	-	-	-	-	-	-	-	-
LBLO <i>rel</i>	Long Branch if Lower (if C = 1) (unsigned) same function as LBCS	REL	18 25 qq rr	4/3	-	-	-	-	-	-	-	-
LBLS <i>rel</i>	Long Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	18 23 qq rr	4/3	-	-	-	-	-	-	-	-
LBLT <i>rel</i>	Long Branch if Less Than (if N \oplus V = 1) (signed)	REL	18 2D qq rr	4/3	-	-	-	-	-	-	-	-
LBMI <i>rel</i>	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	4/3	-	-	-	-	-	-	-	-
LBNE <i>rel</i>	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	4/3	-	-	-	-	-	-	-	-
LBPL <i>rel</i>	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	4/3	-	-	-	-	-	-	-	-
LBRA <i>rel</i>	Long Branch Always (if 1=1)	REL	18 20 qq rr	4	-	-	-	-	-	-	-	-



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES







Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
LBRN <i>rel</i>	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	3	-	-	-	-	-	-	-	-
LBVC <i>rel</i>	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	4/3	-	-	-	-	-	-	-	-
LBVS <i>rel</i>	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	4/3	-	-	-	-	-	-	-	-
LDAA <i>opr</i>	(M) ⇒ A Load Accumulator A	IMM	86 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	96 dd	3								
		EXT	B6 hh ll	3								
		IDX	A6 xb	3								
		IDX1	A6 xb ff	3								
		IDX2	A6 xb ee ff	4								
		[D,IDX] [IDX2]	A6 xb A6 xb ee ff	6 6								
LDAB <i>opr</i>	(M) ⇒ B Load Accumulator B	IMM	C6 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	D6 dd	3								
		EXT	F6 hh ll	3								
		IDX	E6 xb	3								
		IDX1	E6 xb ff	3								
		IDX2	E6 xb ee ff	4								
		[D,IDX] [IDX2]	E6 xb E6 xb ee ff	6 6								
LDD <i>opr</i>	(M:M+1) ⇒ A:B Load Double Accumulator D (A:B)	IMM	CC jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DC dd	3								
		EXT	FC hh ll	3								
		IDX	EC xb	3								
		IDX1	EC xb ff	3								
		IDX2	EC xb ee ff	4								
		[D,IDX] [IDX2]	EC xb EC xb ee ff	6 6								
LDS <i>opr</i>	(M:M+1) ⇒ SP Load Stack Pointer	IMM	CF jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DF dd	3								
		EXT	FF hh ll	3								
		IDX	EF xb	3								
		IDX1	EF xb ff	3								
		IDX2	EF xb ee ff	4								
		[D,IDX] [IDX2]	EF xb EF xb ee ff	6 6								
LDX <i>opr</i>	(M:M+1) ⇒ X Load Index Register X	IMM	CE jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DE dd	3								
		EXT	FE hh ll	3								
		IDX	EE xb	3								
		IDX1	EE xb ff	3								
		IDX2	EE xb ee ff	4								
		[D,IDX] [IDX2]	EE xb EE xb ee ff	6 6								
LDY <i>opr</i>	(M:M+1) ⇒ Y Load Index Register Y	IMM	CD jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DD dd	3								
		EXT	FD hh ll	3								
		IDX	ED xb	3								
		IDX1	ED xb ff	3								
		IDX2	ED xb ee ff	4								
		[D,IDX] [IDX2]	ED xb ED xb ee ff	6 6								
LEAS <i>opr</i>	Effective Address ⇒ SP Load Effective Address into SP	IDX	1B xb	2	-	-	-	-	-	-	-	-
		IDX1	1B xb ff	2								
		IDX2	1B xb ee ff	2								



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
LEAX <i>opr</i>	Effective Address \Rightarrow X Load Effective Address into X	IDX IDX1 IDX2	1A xb 1A xb ff 1A xb ee ff	2 2 2	-	-	-	-	-	-	-	-
LEAY <i>opr</i>	Effective Address \Rightarrow Y Load Effective Address into Y	IDX IDX1 IDX2	19 xb 19 xb ff 19 xb ee ff	2 2 2	-	-	-	-	-	-	-	-
LSL <i>opr</i>	 Logical Shift Left same function as ASL	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	78 hh ll 68 xb 68 xb ff 68 xb ee ff 68 xb 68 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
LSLA LSLB	Logical Shift Accumulator A to Left Logical Shift Accumulator B to Left	INH INH	48 58	1 1	-	-	-	-	-	-	-	-
LSLD	 Logical Shift Left D Accumulator same function as ASLD	INH	59	1	-	-	-	-	Δ	Δ	Δ	Δ
LSR <i>opr</i>	 Logical Shift Right	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	74 hh ll 64 xb 64 xb ff 64 xb ee ff 64 xb 64 xb ee ff	4 3 4 5 6 6	-	-	-	-	0	Δ	Δ	Δ
LSRA LSRB	Logical Shift Accumulator A to Right Logical Shift Accumulator B to Right	INH INH	44 54	1 1	-	-	-	-	-	-	-	-
LSRD	 Logical Shift Right D Accumulator	INH	49	1	-	-	-	-	0	Δ	Δ	Δ
MAXA	$\text{MAX}((A), (M)) \Rightarrow A$ MAX of 2 Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare $((A) - (M))$.	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 18 xb 18 18 xb ff 18 18 xb ee ff 18 18 xb 18 18 xb ee ff	4 4 5 7 7	-	-	-	-	Δ	Δ	Δ	Δ
MAXM	$\text{MAX}((A), (M)) \Rightarrow M$ MAX of 2 Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare $((A) - (M))$.	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1C xb 18 1C xb ff 18 1C xb ee ff 18 1C xb 18 1C xb ee ff	4 5 6 7 7	-	-	-	-	Δ	Δ	Δ	Δ
MEM	$\mu(\text{grade}) \Rightarrow M(Y)$; $(X) + 4 \Rightarrow X$; $(Y) + 1 \Rightarrow Y$; A unchanged If $(A) < P1$ or $(A) > P2$ then $\mu = 0$, else $\mu = \text{MIN}(((A) - P1) \times S1, (P2 - (A)) \times S2, \$FF)$ where: A = current crisp input value; X points at 4-byte data structure that describes a trapezoidal membership function (P1, P2, S1, S2); Y points at fuzzy input (RAM location). See instruction details for special cases.	Special	01	5	-	-	?	-	?	?	?	?



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
MINA	MIN((A), (M)) \Rightarrow A MIN of Two Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare ((A) – (M)).	IDX	18 19 xb	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX1	18 19 xb ff	4								
		IDX2	18 19 xb ee ff	5								
		[D,IDX]	18 19 xb	7								
		[IDX2]	18 19 xb ee ff	7								
MINM	MIN((A), (M)) \Rightarrow M MIN of Two Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare ((A) – (M)).	IDX	18 1D xb	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX1	18 1D xb ff	5								
		IDX2	18 1D xb ee ff	6								
		[D,IDX]	18 1D xb	7								
		[IDX2]	18 1D xb ee ff	7								
MOVB <i>opr1, opr2</i>	(M ₁) \Rightarrow M ₂ Memory to Memory Byte-Move (8-Bit)	IMM-EXT	18 0B ii hh ll	4	–	–	–	–	–	–	–	–
		IMM-IDX	18 08 xb ii	4								
		EXT-EXT	18 0C hh ll hh ll	6								
		EXT-IDX	18 09 xb hh ll	5								
		IDX-EXT	18 0D xb hh ll	5								
		IDX-IDX	18 0A xb xb	5								
MOVW <i>opr1, opr2</i>	(M:M+1 ₁) \Rightarrow M:M+1 ₂ Memory to Memory Word-Move (16-Bit)	IMM-EXT	18 03 jj kk hh ll	5	–	–	–	–	–	–	–	–
		IMM-IDX	18 00 xb jj kk	4								
		EXT-EXT	18 04 hh ll hh ll	6								
		EXT-IDX	18 01 xb hh ll	5								
		IDX-EXT	18 05 xb hh ll	5								
		IDX-IDX	18 02 xb xb	5								
MUL	(A) \times (B) \Rightarrow A:B 8 \times 8 Unsigned Multiply	INH	12	3	–	–	–	–	–	–	–	Δ
NEG <i>opr</i>	0 – (M) \Rightarrow M or (\bar{M}) + 1 \Rightarrow M Two's Complement Negate	EXT	70 hh ll	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX	60 xb	3								
		IDX1	60 xb ff	4								
		IDX2	60 xb ee ff	5								
		[D,IDX]	60 xb	6								
		[IDX2]	60 xb ee ff	6								
NEGA	0 – (A) \Rightarrow A equivalent to (\bar{A}) + 1 \Rightarrow B Negate Accumulator A	INH	40	1								
NEGB	0 – (B) \Rightarrow B equivalent to (\bar{B}) + 1 \Rightarrow B Negate Accumulator B	INH	50	1								
NOP	No Operation	INH	A7	1	–	–	–	–	–	–	–	–
ORAA <i>opr</i>	(A) + (M) \Rightarrow A Logical OR A with Memory	IMM	8A ii	1	–	–	–	–	Δ	Δ	0	–
		DIR	9A dd	3								
		EXT	BA hh ll	3								
		IDX	AA xb	3								
		IDX1	AA xb ff	3								
		IDX2	AA xb ee ff	4								
		[D,IDX]	AA xb	6								
		[IDX2]	AA xb ee ff	6								
ORAB <i>opr</i>	(B) + (M) \Rightarrow B Logical OR B with Memory	IMM	CA ii	1	–	–	–	–	Δ	Δ	0	–
		DIR	DA dd	3								
		EXT	FA hh ll	3								
		IDX	EA xb	3								
		IDX1	EA xb ff	3								
		IDX2	EA xb ee ff	4								
		[D,IDX]	EA xb	6								
		[IDX2]	EA xb ee ff	6								
ORCC <i>opr</i>	(CCR) + M \Rightarrow CCR Logical OR CCR with Memory	IMM	14 ii	1	\uparrow	–	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES





Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
PSHA	$(SP) - 1 \Rightarrow SP; (A) \Rightarrow M_{(SP)}$ Push Accumulator A onto Stack	INH	36	2	-	-	-	-	-	-	-	-
PSHB	$(SP) - 1 \Rightarrow SP; (B) \Rightarrow M_{(SP)}$ Push Accumulator B onto Stack	INH	37	2	-	-	-	-	-	-	-	-
PSHC	$(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$ Push CCR onto Stack	INH	39	2	-	-	-	-	-	-	-	-
PSHD	$(SP) - 2 \Rightarrow SP; (A:B) \Rightarrow M_{(SP)}:M_{(SP+1)}$ Push D Accumulator onto Stack	INH	3B	2	-	-	-	-	-	-	-	-
PSHX	$(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$ Push Index Register X onto Stack	INH	34	2	-	-	-	-	-	-	-	-
PSHY	$(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$ Push Index Register Y onto Stack	INH	35	2	-	-	-	-	-	-	-	-
PULA	$M_{(SP)} \Rightarrow A; (SP) + 1 \Rightarrow SP$ Pull Accumulator A from Stack	INH	32	3	-	-	-	-	-	-	-	-
PULB	$M_{(SP)} \Rightarrow B; (SP) + 1 \Rightarrow SP$ Pull Accumulator B from Stack	INH	33	3	-	-	-	-	-	-	-	-
PULC	$M_{(SP)} \Rightarrow CCR; (SP) + 1 \Rightarrow SP$ Pull CCR from Stack	INH	38	3	Δ	\Downarrow	Δ	Δ	Δ	Δ	Δ	Δ
PULD	$M_{(SP)}:M_{(SP+1)} \Rightarrow A:B; (SP) + 2 \Rightarrow SP$ Pull D from Stack	INH	3A	3	-	-	-	-	-	-	-	-
PULX	$M_{(SP)}:M_{(SP+1)} \Rightarrow X_H:X_L; (SP) + 2 \Rightarrow SP$ Pull Index Register X from Stack	INH	30	3	-	-	-	-	-	-	-	-
PULY	$M_{(SP)}:M_{(SP+1)} \Rightarrow Y_H:Y_L; (SP) + 2 \Rightarrow SP$ Pull Index Register Y from Stack	INH	31	3	-	-	-	-	-	-	-	-
REV	MIN-MAX rule evaluation Find smallest rule input (MIN). Store to rule outputs unless fuzzy output is already larger (MAX). For rule weights see REVW. Each rule input is an 8-bit offset from the base address in Y. Each rule output is an 8-bit offset from the base address in Y. \$FE separates rule inputs from rule outputs. \$FF terminates the rule list. REV may be interrupted.	Special	18 3A	3** per rule byte	-	-	-	-	-	-	Δ	-



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
REVV	MIN-MAX rule evaluation Find smallest rule input (MIN), Store to rule outputs unless fuzzy output is already larger (MAX). Rule weights supported, optional. Each rule input is the 16-bit address of a fuzzy input. Each rule output is the 16-bit address of a fuzzy output. The value \$FFFE separates rule inputs from rule outputs. \$FFFF terminates the rule list. REVV may be interrupted.	Special	18 3B	3** per rule byte; 5 per wt.	-	-	?	-	?	?	Δ	!
ROL <i>opr</i>	 Rotate Memory Left through Carry	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	75 hh ll 65 xb 65 xb ff 65 xb ee ff 65 xb 65 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ROLA ROLB	Rotate A Left through Carry Rotate B Left through Carry	INH INH	45 55	1 1								
ROR <i>opr</i>	 Rotate Memory Right through Carry	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	76 hh ll 66 xb 66 xb ff 66 xb ee ff 66 xb 66 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
RORA RORB	Rotate A Right through Carry Rotate B Right through Carry	INH INH	46 56	1 1								
RTC	$(M_{(SP)} \Rightarrow PPAGE; (SP) + 1 \Rightarrow SP;$ $(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L;$ $(SP) + 2 \Rightarrow SP$ Return from Call	INH	0A	6	-	-	-	-	-	-	-	-
RTI	$(M_{(SP)} \Rightarrow CCR; (SP) + 1 \Rightarrow SP$ $(M_{(SP)}:M_{(SP+1)}) \Rightarrow B:A; (SP) + 2 \Rightarrow SP$ $(M_{(SP)}:M_{(SP+1)}) \Rightarrow X_H:X_L; (SP) + 4 \Rightarrow SP$ $(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L; (SP) - 2 \Rightarrow SP$ $(M_{(SP)}:M_{(SP+1)}) \Rightarrow Y_H:Y_L;$ $(SP) + 4 \Rightarrow SP$ Return from Interrupt	INH	0B	8	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ
RTS	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L;$ $(SP) + 2 \Rightarrow SP$ Return from Subroutine	INH	3D	5	-	-	-	-	-	-	-	-
SBA	$(A) - (B) \Rightarrow A$ Subtract B from A	INH	18 16	2	-	-	-	-	Δ	Δ	Δ	Δ

	UNIVERSIDAD DE COSTA RICA ESCUELA DE INGENIERÍA ELÉCTRICA Departamento de Automática SET DE INSTRUCCIONES HC12 IE-623 MICROPROCESADORES	
---	--	---

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
SBCA <i>opr</i>	(A) – (M) – C ⇒ A Subtract with Borrow from A	IMM	82 ii	1	–	–	–	–	Δ	Δ	Δ	Δ
		DIR	92 dd	3								
		EXT	B2 hh ll	3								
		IDX	A2 xb	3								
		IDX1	A2 xb ff	3								
		IDX2	A2 xb ee ff	4								
		[D,IDX] [IDX2]	A2 xb A2 xb ee ff	6 6								
SBCB <i>opr</i>	(B) – (M) – C ⇒ B Subtract with Borrow from B	IMM	C2 ii	1	–	–	–	–	Δ	Δ	Δ	Δ
		DIR	D2 dd	3								
		EXT	F2 hh ll	3								
		IDX	E2 xb	3								
		IDX1	E2 xb ff	3								
		IDX2	E2 xb ee ff	4								
		[D,IDX] [IDX2]	E2 xb E2 xb ee ff	6 6								
SEC	1 ⇒ C <i>Translates to ORCC #01</i>	IMM	14 01	1	–	–	–	–	–	–	–	1
SEI	1 ⇒ I; (inhibit I interrupts) <i>Translates to ORCC #10</i>	IMM	14 10	1	–	–	–	1	–	–	–	–
SEV	1 ⇒ V <i>Translates to ORCC #02</i>	IMM	14 02	1	–	–	–	–	–	–	1	–
SEX <i>r1, r2</i>	\$00:(r1) ⇒ r2 if r1, bit 7 is 0 <i>or</i> \$FF:(r1) ⇒ r2 if r1, bit 7 is 1 Sign Extend 8-bit r1 to 16-bit r2 r1 may be A, B, or CCR r2 may be D, X, Y, or SP <i>Alternate mnemonic for TFR r1, r2</i>	INH	B7 eb	1	–	–	–	–	–	–	–	–
STAA <i>opr</i>	(A) ⇒ M Store Accumulator A to Memory	DIR	5A dd	2	–	–	–	–	Δ	Δ	0	–
		EXT	7A hh ll	3								
		IDX	6A xb	2								
		IDX1	6A xb ff	3								
		IDX2	6A xb ee ff	3								
		[D,IDX]	6A xb	5								
		[IDX2]	6A xb ee ff	5								
STAB <i>opr</i>	(B) ⇒ M Store Accumulator B to Memory	DIR	5B dd	2	–	–	–	–	Δ	Δ	0	–
		EXT	7B hh ll	3								
		IDX	6B xb	2								
		IDX1	6B xb ff	3								
		IDX2	6B xb ee ff	3								
		[D,IDX]	6B xb	5								
		[IDX2]	6B xb ee ff	5								
STD <i>opr</i>	(A) ⇒ M, (B) ⇒ M+1 Store Double Accumulator	DIR	5C dd	2	–	–	–	–	Δ	Δ	0	–
		EXT	7C hh ll	3								
		IDX	6C xb	2								
		IDX1	6C xb ff	3								
		IDX2	6C xb ee ff	3								
		[D,IDX]	6C xb	5								
		[IDX2]	6C xb ee ff	5								

	UNIVERSIDAD DE COSTA RICA ESCUELA DE INGENIERÍA ELÉCTRICA Departamento de Automática SET DE INSTRUCCIONES HC12	
IE-623 MICROPROCESADORES		

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
STOP	$(SP) - 2 \Rightarrow SP;$ $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)};$ STOP All Clocks If S control bit = 1, the STOP instruction is disabled and acts like a two-cycle NOP. Registers stacked to allow quicker recovery by interrupt.	INH	18 3E	9** +5 or +2**	-	-	-	-	-	-	-	-
STS <i>opr</i>	$(SP_H:SP_L) \Rightarrow M:M+1$ Store Stack Pointer	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5F dd 7F hh ll 6F xb 6F xb ff 6F xb ee ff 6F xb 6F xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
STX <i>opr</i>	$(X_H:X_L) \Rightarrow M:M+1$ Store Index Register X	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5E dd 7E hh ll 6E xb 6E xb ff 6E xb ee ff 6E xb 6E xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
STY <i>opr</i>	$(Y_H:Y_L) \Rightarrow M:M+1$ Store Index Register Y	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5D dd 7D hh ll 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
SUBA <i>opr</i>	$(A) - (M) \Rightarrow A$ Subtract Memory from Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	80 ii 90 dd B0 hh ll A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
SUBB <i>opr</i>	$(B) - (M) \Rightarrow B$ Subtract Memory from Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh ll E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ

	UNIVERSIDAD DE COSTA RICA ESCUELA DE INGENIERÍA ELÉCTRICA Departamento de Automática SET DE INSTRUCCIONES HC12	
IE-623 MICROPROCESADORES		

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
SUBD <i>opr</i>	(D) – (M:M+1) ⇒ D Subtract Memory from D (A:B)	IMM	83 jj kk	2	–	–	–	–	Δ	Δ	Δ	Δ
		DIR	93 dd	3								
		EXT	B3 hh ll	3								
		IDX	A3 xb	3								
		IDX1	A3 xb ff	3								
		IDX2	A3 xb ee ff	4								
		[D,IDX] [IDX2]	A3 xb A3 xb ee ff	6 6								
SWI	(SP) – 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) ; (SP) – 2 ⇒ SP; (Y _H :Y _L) ⇒ M _(SP) :M _(SP+1) ; (SP) – 2 ⇒ SP; (X _H :X _L) ⇒ M _(SP) :M _(SP+1) ; (SP) – 2 ⇒ SP; (B:A) ⇒ M _(SP) :M _(SP+1) ; (SP) – 1 ⇒ SP; (CCR) ⇒ M _(SP) 1 ⇒ I; (SWI Vector) ⇒ PC Software Interrupt	INH	3F	9	–	–	–	1	–	–	–	–
TAB	(A) ⇒ B Transfer A to B	INH	18 0E	2	–	–	–	–	Δ	Δ	0	–
TAP	(A) ⇒ CCR <i>Translates to TFR A, CCR</i>	INH	B7 02	1	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ
TBA	(B) ⇒ A Transfer B to A	INH	18 0F	2	–	–	–	–	Δ	Δ	0	–
TBEQ <i>cntr, rel</i>	If (cntr) = 0, then Branch; else Continue to next instruction Test Counter and Branch if Zero (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	–	–	–	–	–	–	–	–
TBL <i>opr</i>	(M) + [(B) × ((M+1) – (M))] ⇒ A 8-Bit Table Lookup and Interpolate Initialize B, and index before TBL. <ea> points at first 8-bit table entry (M) and B is fractional part of lookup value. (no indirect addressing modes allowed.)	IDX	18 3D xb	8	–	–	–	–	Δ	Δ	–	?
TBNE <i>cntr, rel</i>	If (cntr) not = 0, then Branch; else Continue to next instruction Test Counter and Branch if Not Zero (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	–	–	–	–	–	–	–	–
TFR <i>r1, r2</i>	(r1) ⇒ r2 <i>or</i> \$00:(r1) ⇒ r2 <i>or</i> (r1[7:0]) ⇒ r2 Transfer Register to Register r1 and r2 may be A, B, CCR, D, X, Y, or SP	INH	B7 eb	1	– <i>or</i> Δ	– ↓	–	–	–	–	–	–
TPA	(CCR) ⇒ A <i>Translates to TFR CCR, A</i>	INH	B7 20	1	–	–	–	–	–	–	–	–



UNIVERSIDAD DE COSTA RICA
ESCUELA DE INGENIERÍA ELÉCTRICA
Departamento de Automática
SET DE INSTRUCCIONES HC12
IE-623 MICROPROCESADORES



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
TRAP	$(SP) - 2 \Rightarrow SP;$ $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$ $1 \Rightarrow I; (TRAP \text{ Vector}) \Rightarrow PC$ Unimplemented opcode trap	INH	18 tn tn = \$30-\$39 or \$40-\$FF	10	-	-	-	1	-	-	-	-
TST <i>opr</i>	$(M) - 0$ Test Memory for Zero or Minus	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	F7 hh ll E7 xb E7 xb ff E7 xb ee ff E7 xb E7 xb ee ff	3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	0
TSTA	$(A) - 0$ Test A for Zero or Minus	INH	97	1	-	-	-	-	-	-	-	-
TSTB	$(B) - 0$ Test B for Zero or Minus	INH	D7	1	-	-	-	-	-	-	-	-
TSX	$(SP) \Rightarrow X$ <i>Translates to TFR SP,X</i>	INH	B7 75	1	-	-	-	-	-	-	-	-
TSY	$(SP) \Rightarrow Y$ <i>Translates to TFR SP,Y</i>	INH	B7 76	1	-	-	-	-	-	-	-	-
TXS	$(X) \Rightarrow SP$ <i>Translates to TFR X,SP</i>	INH	B7 57	1	-	-	-	-	-	-	-	-
TYS	$(Y) \Rightarrow SP$ <i>Translates to TFR Y,SP</i>	INH	B7 67	1	-	-	-	-	-	-	-	-
WAI	$(SP) - 2 \Rightarrow SP;$ $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)};$ WAIT for interrupt	INH	3E	8** (in) + 5 (int)	-	-	-	-	-	-	-	-
WAV	$\sum_{i=1}^B S_i F_i \Rightarrow Y:D$ $\sum_{i=1}^B F_i \Rightarrow X$ Calculate Sum of Products and Sum of Weights for Weighted Average Calculation Initialize B, X, and Y before WAV. B specifies number of elements. X points at first element in S_i list. Y points at first element in F_i list. All S_i and F_i elements are 8-bits. If interrupted, six extra bytes of stack used for intermediate values	Special	18 3C	8** per lable	-	-	?	-	?	Δ	?	?

	<p style="text-align: center;">UNIVERSIDAD DE COSTA RICA ESCUELA DE INGENIERÍA ELÉCTRICA Departamento de Automática SET DE INSTRUCCIONES HC12 IE-623 MICROPROCESADORES</p>	
---	---	---

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
wavr	<i>see</i> WAV	Special	3C	**	-	-	?	-	?	Δ	?	?
pseudo-instruction	Resume executing an interrupted WAV instruction (recover intermediate results from stack rather than initializing them to zero)											
XGDX	(D) ⇔ (X) <i>Translates to</i> EXG D, X	INH	B7 C5	1	-	-	-	-	-	-	-	-
XGDY	(D) ⇔ (Y) <i>Translates to</i> EXG D, Y	INH	B7 C6	1	-	-	-	-	-	-	-	-

NOTES:

*Each cycle (~) is typically 125 ns for an 8-MHz bus (16-MHz oscillator).

**Refer to detailed instruction descriptions for additional information.