



| Source<br>Form | Operation  | Addr.<br>Mode   | Machine<br>Coding (hex)  | ~*                                   | s | x | н | ı | N | z | V | С |
|----------------|--|---|--|--------------------------------------|---|---|---|---|---|---|---|---|
| ABA            | (A) + (B) ⇒ A<br>Add Accumulators A and B            | INH   | 18 06  | 2                                    | - | - | Δ | - | Δ | Δ | Δ | Δ |
| ABX            | $(B) + (X) \Rightarrow X$ Translates to LEAX B,X     | IDX   | 1A E5  | 2                                    | - | - | - | - | - | - | - | - |
| ABY            | $(B) + (Y) \Rightarrow Y$<br>Translates to LEAY B,Y  | IDX   | 19 ED  | 2                                    | - | - | - | - | - | - | - | - |
| ADCA opr       | $(A) + (M) + C \Rightarrow A$<br>Add with Carry to A | IMM DIR EXT IDX IDX1 IDX2 [D,IDX]                       | 89 ii<br>99 dd<br>B9 hh II<br>A9 xb<br>A9 xb ff<br>A9 xb ee ff<br>A9 xb                | 1<br>3<br>3<br>3<br>4<br>6           | - | _ | Δ | - | Δ | Δ | Δ | Δ |
| ADCB opr       | $(B) + (M) + C \Rightarrow B$<br>Add with Carry to B | [IDX2]  IMM  DIR  EXT  IDX  IDX1  IDX2  [D,IDX]  [IDX2] | A9 xb ee ff C9 ii D9 dd F9 hh II E9 xb E9 xb ff E9 xb ee ff E9 xb E9 xb ee ff          | 6<br>1<br>3<br>3<br>3<br>4<br>6<br>6 | _ | _ | Δ | - | Δ | Δ | Δ | Δ |
| ADDA opr       | (A) + (M) ⇒ A Add without Carry to A                 | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]                | 8B ii<br>9B dd<br>BB hh II<br>AB xb<br>AB xb ff<br>AB xb ee ff<br>AB xb<br>AB xb ee ff | 1<br>3<br>3<br>3<br>4<br>6           | - | - | Δ | - | Δ | Δ | Δ | Δ |
| ADDB opr       | (B) + (M) ⇒ B<br>Add without Carry to B              | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]                | CB ii DB dd FB hh II EB xb EB xb ff EB xb ee ff EB xb EB xb ee ff                      | 1<br>3<br>3<br>3<br>4<br>6           | - | _ | Δ | - | Δ | Δ | Δ | Δ |
| ADDD opr       | (A:B) + (M:M+1) ⇒ A:B<br>Add 16-Bit to D (A:B)       | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]                | C3 jj kk D3 dd F3 hh II E3 xb E3 xb ff E3 xb ee ff E3 xb E3 xb ee ff                   | 2<br>3<br>3<br>3<br>4<br>6<br>6      | - | - | - | _ | Δ | Δ | Δ | Δ |



# ESCUELA DE INGENIERIA ELECTRICA UNIVERSIGNAD DE COSTA RICA

| Source<br>Form | Operation  | Addr.<br>Mode | Machine<br>Coding (hex) | ~*  | s        | X        | Н | ı | N | z | v | С |
|----------------|--|---------------|-------------------------|-----|----------|----------|---|---|---|---|---|---|
| ANDA opr       | $(A) \bullet (M) \Rightarrow A$                                | IMM           | 84 ii                   | 1   | -        | -        | - | - | Δ | Δ | 0 | - |
|                | Logical And A with Memory                                      | DIR           | 94 dd                   | 3   |          |          |   |   |   |   |   |   |
|                |  | EXT           | B4 hh II                | 3   |          |          |   |   |   |   |   |   |
|                |  | IDX           | A4 xb                   | 3   |          |          |   |   |   |   |   |   |
|                |  | IDX1          | A4 xb ff                | 3   |          |          |   |   |   |   |   |   |
|                |  | IDX2          | A4 xb ee ff             | 4   |          |          |   |   |   |   |   |   |
|                |  | [D,IDX]       | A4 xb                   | 6   |          |          |   |   |   |   |   |   |
|                |  | [IDX2]        | A4 xb ee ff             | 6   |          |          |   |   |   |   |   |   |
| ANDB opr       | (B) • (M) ⇒ B  | IMM           | C4 ii                   | 1   | -        | _        | - | - | Δ | Δ | 0 | _ |
|                | Logical And B with Memory                                      | DIR           | D4 dd                   | 3   |          |          |   |   |   |   |   |   |
|                |  | EXT           | F4 hh II                | 3   |          |          |   |   |   |   |   |   |
|                |  | IDX           | E4 xb                   | 3   |          |          |   |   |   |   |   |   |
|                |  | IDX1          | E4 xb ff                | 3   |          |          |   |   |   |   |   |   |
|                |  | IDX2          | E4 xb ee ff             | 4   |          |          |   |   |   |   |   |   |
|                |  | [D,IDX]       | E4 xb                   | 6   |          |          |   |   |   |   |   |   |
|                |  | [IDX2]        | E4 xb ee ff             | 6   |          |          |   |   |   |   |   |   |
| ANDCC opr      | (CCR) • (M) ⇒ CCR  | IMM           | 10 ii                   | 1   | <b>↓</b> | <b>↓</b> | ↓ | ↓ | ₩ | ↓ | ₩ | ↓ |
|                | Logical And CCR with Memory                                    |               |                         | ı.  | Ľ        | Ĺ        |   |   |   |   |   | Ĺ |
| ASL opr        |  | EXT           | 78 hh II                | 4   | -        | -        | - | - | Δ | Δ | Δ | Δ |
|                |  | IDX           | 68 xb                   | 3   |          |          |   |   |   |   |   |   |
|                | C b7 b0  | IDX1          | 68 xb ff                | 4   |          |          |   |   |   |   |   |   |
|                |  | IDX2          | 68 xb ee ff             | 5   |          |          |   |   |   |   |   |   |
|                | Arithmetic Shift Left  | [D,IDX]       | 68 xb                   | 6   |          |          |   |   |   |   |   |   |
|                |  | [IDX2]        | 68 xb ee ff             | 6   |          |          |   |   |   |   |   |   |
| ASLA           | Arithmetic Shift Left Accumulator A                            | INH           | 48                      | 1   |          |          |   |   |   |   |   |   |
| ASLB           | Arithmetic Shift Left Accumulator B                            | INH           | 58                      | 1   |          |          |   |   |   |   |   |   |
| ASLD           | C b7 A b0 b7 B b0  Arithmetic Shift Left Double                | INH           | 59                      | 1   | -        | -        | - | - | Δ | Δ | Δ | Δ |
| ASR opr        | 7  | EXT           | 77 hh II                | 4   |          |          |   |   | Δ | Δ | Δ | Δ |
| ASIX Opi       |  | IDX           | 67 xb                   | 3   | -        | -        | _ | - | Δ | Δ | Δ | Δ |
|                | b7 b0 C  | IDX1          | 67 xb ff                | 4   |          |          |   |   |   |   |   |   |
|                | Arithmetic Shift Right   | IDX1          | 67 xb ee ff             | 5   |          |          |   |   |   |   |   |   |
|                | Anametic Shirt Night   | [D,IDX]       | 67 xb ee ii             | 6   |          |          |   |   |   |   |   |   |
|                |  | [IDX2]        | 67 xb ee ff             | 6   |          |          |   |   |   |   |   |   |
| ASRA           | Arithmetic Shift Right Accumulator A                           | INH           | 47                      | 1   |          |          |   |   |   |   |   |   |
| ASRB           | Arithmetic Shift Right Accumulator B                           | INH           | 57                      | 1   |          |          |   |   |   |   |   |   |
| BCC rel        | Branch if Carry Clear (if C = 0)                               | REL           | 24 rr                   | 3/1 | -        | _        | - | _ | _ | _ | _ | _ |
| BCLR opr, msk  | (M) • (mm) ⇒ M   | DIR           | 4D dd mm                | 4   | <u> </u> | _        | _ | _ | Δ | Δ | 0 | _ |
| BOLIK Opi, mak | Clear Bit(s) in Memory   | EXT           | 1D hh II mm             | 4   |          |          |   |   | Δ |   |   |   |
|                | Clear Bit(s) in Memory   | IDX           | 0D xb mm                | 4   |          |          |   |   |   |   |   |   |
|                |  | IDX1          | 0D xb ff mm             | 4   |          |          |   |   |   |   |   |   |
|                |  | IDX1          | 0D xb ee ff mm          | 6   |          |          |   |   |   |   |   |   |
| BCS rel        | Branch if Carry Set (if C = 1)                                 | REL           | 25 rr                   | 3/1 | -        | -        | - | - | - | - | - | - |
| BEQ rel        | Branch if Equal (if Z = 1)                                     | REL           | 27 rr                   | 3/1 | -        | -        | - | - | - | - | - | _ |
| BGE rel        | Branch if Greater Than or Equal (if N $\oplus$ V = 0) (signed) | REL           | 2C rr                   | 3/1 | -        | -        | - | - | - | - | - | - |
| BGND           | Place CPU in Background Mode see Background Mode section.      | INH           | 00                      | 5   | -        | -        | - | - | - | - | - | - |
| BGT rel        | Branch if Greater Than (if $Z + (N \oplus V) = 0$ ) (signed)   | REL           | 2E rr                   | 3/1 | -        | -        | - | - | - | - | - | - |
| BHI rel        | Branch if Higher (if C + Z = 0) (unsigned)                     | REL           | 22 rr                   | 3/1 | -        | -        | - | - | - | - | - | - |





| BITA opr      | Branch if Higher or Same (if C = 0) (unsigned)                                       | REL     |                   |      |   | ı |   |   |   |   |   |   |
|---------------|--|---------|-------------------|------|---|---|---|---|---|---|---|---|
| BITA opr (    | same function as BCC   | REL     | 24 rr             | 3/1  | - | - | _ | - | _ | - | - | - |
| l li          | (A) • (M)  | IMM     | 85 ii             | 1    | - | _ | _ | _ | Δ | Δ | 0 | _ |
|               | Logical And A with Memory  | DIR     | 95 dd             | 3    |   |   |   |   |   |   |   |   |
|               |  | EXT     | B5 hh II          | 3    |   |   |   |   |   |   |   |   |
|               |  | IDX     | A5 xb             | 3    |   |   |   |   |   |   |   |   |
|               |  | IDX1    | A5 xb ff          | 3    |   |   |   |   |   |   |   |   |
|               |  | IDX2    | A5 xb ee ff       | 4    |   |   |   |   |   |   |   |   |
|               |  | [D,IDX] | A5 xb             | 6    |   |   |   |   |   |   |   |   |
|               |  | [IDX2]  | A5 xb ee ff       | 6    |   |   |   |   |   |   |   |   |
| BITB opr (    | (B) • (M)  | IMM     | C5 ii             | 1    | _ | _ | _ | _ | Δ | Δ | 0 | _ |
|               | Logical And B with Memory  | DIR     | D5 dd             | 3    |   |   |   |   |   |   |   |   |
|               | ,  | EXT     | F5 hh II          | 3    |   |   |   |   |   |   |   |   |
|               |  | IDX     | E5 xb             | 3    |   |   |   |   |   |   |   |   |
|               |  | IDX1    | E5 xb ff          | 3    |   |   |   |   |   |   |   |   |
|               |  | IDX2    | E5 xb ee ff       | 4    |   |   |   |   |   |   |   |   |
|               |  | [D,IDX] | E5 xb             | 6    |   |   |   |   |   |   |   |   |
|               |  | [IDX2]  | E5 xb ee ff       | 6    |   |   |   |   |   |   |   |   |
| BLE rel       | Branch if Less Than or Equal   |         | 2F rr             | 3/1  |   | _ |   | _ | _ | _ | _ | H |
| l I           | (if $Z + (N \oplus V) = 1$ ) (signed)  | REL     | 25 11             | 3/1  | - | _ | - | _ | _ | _ | _ | - |
| BLO rel       | Branch if Lower  | REL     | 25 rr             | 3/1  | _ | _ | _ | _ | _ | _ | _ | _ |
|               | (if C = 1) (unsigned)  |         |                   |      |   |   |   |   |   |   |   |   |
| I I           | same function as BCS   |         |                   |      |   |   |   |   |   |   |   |   |
| BLS rel       | Branch if Lower or Same  | REL     | 23 rr             | 3/1  | _ | _ | _ | _ | _ | _ | _ | _ |
|               | (if C + Z = 1) (unsigned)  | 1122    | 2011              | 0, 1 |   |   |   |   |   |   |   |   |
|               | Branch if Less Than  | REL     | 2D rr             | 3/1  |   |   |   |   |   |   |   |   |
|               |  | KEL     | 20 11             | 3/1  | - | _ | _ | _ | _ | - | _ | - |
|               | (if N ⊕ V = 1) (signed)  |         |                   |      |   |   |   |   |   |   |   |   |
| BMI rel       | Branch if Minus (if N = 1)   | REL     | 2B rr             | 3/1  | - | - | - | - | - | _ | - | - |
| BNE rel       | Branch if Not Equal (if Z = 0)   | REL     | 26 rr             | 3/1  | - | - | - | - | - | - | - | - |
| BPL rel       | Branch if Plus (if N = 0)  | REL     | 2A rr             | 3/1  | - | _ | - | _ | _ | - | _ | _ |
| BRA rel       | Branch Always (if 1 = 1)   | REL     | 20 rr             | 3    | _ | _ | _ | _ | _ | _ | _ | _ |
|               | Branch if (M) • (mm) = 0   | DIR     | 4F dd mm rr       | 4    | _ | _ | _ |   | _ | _ | _ |   |
|               | (if All Selected Bit(s) Clear)   | EXT     | 1F hh II mm rr    | 5    |   |   |   |   |   |   |   |   |
|               | (II / III Ociocica Dil(S) Cical)   | IDX     | 0F xb mm rr       | 4    |   |   |   |   |   |   |   |   |
|               |  | IDX1    | 0F xb ff mm rr    | 6    |   |   |   |   |   |   |   |   |
|               |  | IDX2    | 0F xb ee ff mm rr | 8    |   |   |   |   |   |   |   |   |
| BRN rel       | Branch Never (if 1 = 0)  | REL     | 21 rr             | 1    | _ | _ | _ | _ | _ | _ | _ |   |
|               | ,  |         |                   |      | _ | _ | _ | _ | _ | _ | _ | _ |
|               | Branch if $(\overline{M}) \bullet (mm) = 0$  | DIR     | 4E dd mm rr       | 4    | - | - | - | - | - | - | - | - |
| opr, msk, rel | (if All Selected Bit(s) Set)   | EXT     | 1E hh II mm rr    | 5    |   |   |   |   |   |   |   |   |
|               |  | IDX     | 0E xb mm rr       | 4    |   |   |   |   |   |   |   |   |
|               |  | IDX1    | 0E xb ff mm rr    | 6    |   |   |   |   |   |   |   |   |
|               |  | IDX2    | 0E xb ee ff mm rr | 8    |   |   |   |   |   |   |   |   |
| BSET opr, msk | $(M) + (mm) \Rightarrow M$   | DIR     | 4C dd mm          | 4    | - | - | - | - | Δ | Δ | 0 | - |
|               | Set Bit(s) in Memory   | EXT     | 1C hh II mm       | 4    |   |   |   |   |   |   |   |   |
|               |  | IDX     | 0C xb mm          | 4    |   |   |   |   |   |   |   |   |
|               |  | IDX1    | 0C xb ff mm       | 4    |   |   |   |   |   |   |   |   |
|               |  | IDX2    | 0C xb ee ff mm    | 6    |   |   |   |   |   |   |   |   |
| BSR rel (     | (SP) – 2 ⇒ SP;   | REL     | 07 rr             | 4    | _ | _ | _ | - | - | _ | - | _ |
| F             | $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)}$<br>Subroutine address $\Rightarrow PC$ |         |                   |      |   |   |   |   |   |   |   |   |
|               | Branch to Subroutine   |         |                   |      |   |   |   |   |   |   |   |   |





| Source<br>Form | Operation                                     | Addr.<br>Mode | Machine<br>Coding (hex) | ~*  | s | x | н | ı | N | z | v | С |
|----------------|---|---------------|-------------------------|-----|---|---|---|---|---|---|---|---|
| BVC rel        | Branch if Overflow Bit Clear (if ∨ = 0)       | REL           | 28 rr                   | 3/1 | _ | - | - | - | - | _ | - | - |
| BVS rel        | Branch if Overflow Bit Set (if ∨ = 1)         | REL           | 29 rr                   | 3/1 | _ | _ | - | _ | _ | _ | _ | - |
| CALL opr, page | (SP) - 2 ⇒ SP;                                | EXT           | 4A hh ll pg             | 8   | _ | _ | _ | _ | _ | _ | _ | _ |
|                | $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)}$ | IDX           | 4B xb pg                | 8   |   |   |   |   |   |   |   |   |
|                | (SP) – 1 ⇒ SP;                                | IDX1          | 4B xb ff pg             | 8   |   |   |   |   |   |   |   |   |
|                | $(PPG) \Rightarrow M_{(SP)};$                 | IDX2          | 4B xb ee ff pg          | 9   |   |   |   |   |   |   |   |   |
|                | pg ⇒ PPAGE register;                          |               |                         |     |   |   |   |   |   |   |   |   |
|                | $Program\;address\RightarrowPC$               |               |                         |     |   |   |   |   |   |   |   |   |
|                | Call subroutine in extended memory            |               |                         |     |   |   |   |   |   |   |   |   |
|                | (Program may be located on another            |               |                         |     |   |   |   |   |   |   |   |   |
|                | expansion memory page.)                       |               |                         |     |   |   |   |   |   |   |   |   |
| CALL [D, r]    | Indirect modes get program address            | [D,IDX]       | 4B xb                   | 10  | - | - | - | - | - | - | - | - |
| CALL [opr,r]   | and new pg value based on pointer.            | [IDX2]        | 4B xb ee ff             | 10  |   |   |   |   |   |   |   |   |
|                | <i>r</i> = X, Y, SP, or PC                    |               |                         |     |   |   |   |   |   |   |   |   |
| СВА            | (A) – (B)                                     | INH           | 18 17                   | 2   | _ | _ | _ | _ | Δ | Δ | Δ | Δ |
|                | Compare 8-Bit Accumulators                    |               |                         | _   |   |   |   |   |   | _ | _ |   |
| CLC            | 0 ⇒ C   | IMM           | 10 FE                   | 1   | - | _ | _ | _ | _ | - | _ | 0 |
|                | Translates to ANDCC #\$FE                     |               |                         |     |   |   |   |   |   |   |   |   |
| CLI            | 0 ⇒ I   | IMM           | 10 EF                   | 1   | - | _ | - | 0 | - | _ | _ | - |
|                | Translates to ANDCC #\$EF                     |               |                         |     |   |   |   |   |   |   |   |   |
|                | (enables I-bit interrupts)                    |               |                         |     |   |   |   |   |   |   |   |   |
| CLR opr        | 0 ⇒ M Clear Memory Location                   | EXT           | 79 hh II                | 3   | - | _ | - | _ | 0 | 1 | 0 | 0 |
|                |   | IDX           | 69 xb                   | 2   |   |   |   |   |   |   |   |   |
|                |   | IDX1          | 69 xb ff                | 3   |   |   |   |   |   |   |   |   |
|                |   | IDX2          | 69 xb ee ff             | 3   |   |   |   |   |   |   |   |   |
|                |   | [D,IDX]       | 69 xb                   | 5   |   |   |   |   |   |   |   |   |
|                |   | [IDX2]        | 69 xb ee ff             | 5   |   |   |   |   |   |   |   |   |
| CLRA           | 0 ⇒ A Clear Accumulator A                     | INH           | 87                      | 1   |   |   |   |   |   |   |   |   |
| CLRB           | 0 ⇒ B Clear Accumulator B                     | INH           | C7                      | 1   |   |   |   |   |   |   |   |   |
| CLV            | 0 ⇒ V  Translates to ANDCC #\$FD              | IMM           | 10 FD                   | 1   | - | - | - | - | - | - | 0 | - |
| CMPA opr       | (A) – (M)                                     | IMM           | 81 ii                   | 1   | - | - | _ | _ | Δ | Δ | Δ | Δ |
| Civii 7 Copi   | Compare Accumulator A with Memory             | DIR           | 91 dd                   | 3   |   |   |   |   |   |   |   |   |
|                | on pare / total manage / t man momer,         | EXT           | B1 hh II                | 3   |   |   |   |   |   |   |   |   |
|                |   | IDX           | A1 xb                   | 3   |   |   |   |   |   |   |   |   |
|                |   | IDX1          | A1 xb ff                | 3   |   |   |   |   |   |   |   |   |
|                |   | IDX2          | A1 xb ee ff             | 4   |   |   |   |   |   |   |   |   |
|                |   | [D,IDX]       | A1 xb                   | 6   |   |   |   |   |   |   |   |   |
|                |   | [IDX2]        | A1 xb ee ff             | 6   |   |   |   |   |   |   |   |   |
| CMPB opr       | (B) – (M)                                     | IMM           | C1 ii                   | 1   | _ | _ | _ | _ | Δ | Δ | Δ | Δ |
| ,              | Compare Accumulator B with Memory             | DIR           | D1 dd                   | 3   |   |   |   |   |   |   |   |   |
|                | ,   | EXT           | F1 hh II                | 3   |   |   |   |   |   |   |   |   |
|                |   | IDX           | E1 xb                   | 3   |   |   |   |   |   |   |   |   |
|                |   | IDX1          | E1 xb ff                | 3   |   |   |   |   |   |   |   |   |
|                |   | IDX2          | E1 xb ee ff             | 4   |   |   |   |   |   |   |   |   |
|                |   | [D,IDX]       | E1 xb                   | 6   |   |   |   |   |   |   |   |   |
|                |   | [IDX2]        | E1 xb ee ff             | 6   |   |   |   |   |   |   |   |   |





| Source<br>Form | Operation  | Addr.<br>Mode     | Machine<br>Coding (hex) | ~*     | s        | X | н | I | N | z     | V | С        |
|----------------|--|-------------------|-------------------------|--------|----------|---|---|---|---|-------|---|----------|
| COM opr        | $(\overline{M}) \Rightarrow M \text{ equivalent to $FF-(M)} \Rightarrow M$ | EXT               | 71 hh II                | 4      | -        | - | - | - | Δ | Δ     | 0 | 1        |
|                | 1's Complement Memory Location   | IDX               | 61 xb                   | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX1              | 61 xb ff                | 4      |          |   |   |   |   |       |   |          |
|                |  | IDX2              | 61 xb ee ff             | 5      |          |   |   |   |   |       |   |          |
|                |  | [D,IDX]           | 61 xb                   | 6      |          |   |   |   |   |       |   |          |
|                | <u> </u>   | [IDX2]            | 61 xb ee ff             | 6      |          |   |   |   |   |       |   |          |
| COMA           | $(\overline{A}) \Rightarrow A$ Complement Accumulator A                    | INH               | 41                      | 1      |          |   |   |   |   |       |   |          |
| СОМВ           | $(\overline{B}) \Rightarrow B$ Complement Accumulator B                    | INH               | 51                      | 1      |          |   |   |   |   |       |   |          |
| CPD opr        | (A:B) – (M:M+1)  | IMM               | 8C jj kk                | 2      | -        | - | - | - | Δ | Δ     | Δ | Δ        |
|                | Compare D to Memory (16-Bit)   | DIR               | 9C dd                   | 3      |          |   |   |   |   |       |   |          |
|                |  | EXT               | BC hh II                | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX               | AC xb                   | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX1              | AC xb ff                | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX2              | AC xb ee ff             | 4<br>6 |          |   |   |   |   |       |   |          |
|                |  | [D,IDX]<br>[IDX2] | AC xb<br>AC xb ee ff    | 6      |          |   |   |   |   |       |   |          |
| 000            | (05) (1444)  |                   |                         |        |          |   |   |   |   |       |   |          |
| CPS opr        | (SP) - (M:M+1)   | IMM               | 8F jj kk                | 2      | -        | - | - | - | Δ | Δ     | Δ | Δ        |
|                | Compare SP to Memory (16-Bit)  | DIR               | 9F dd                   | 3      |          |   |   |   |   | Δ     |   |          |
|                |  | EXT               | BF hh II                | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX               | AF xb<br>AF xb ff       | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX1<br>IDX2      | AF xb ii                | 4      |          |   |   |   |   |       |   |          |
|                |  | [D,IDX]           | AF xb                   | 6      |          |   |   |   |   |       |   |          |
|                |  | [D,IDX]           | AF xb ee ff             | 6      |          |   |   |   |   |       |   |          |
| CDV and        | (V) (MANA 1 d)   |                   |                         | 2      | _        | _ |   | _ | Δ | A     |   | A        |
| CPX opr        | (X) – (M:M+1)<br>Compare X to Memory (16-Bit)                              | IMM<br>DIR        | 8E jj kk<br>9E dd       | 3      | _        | _ | - | _ | Δ | Δ     | Δ | Δ        |
|                | Compare X to Memory (16-Bit)   | EXT               | BE hh II                | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX               | AE xb                   | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX1              | AE xb ff                | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX1              | AE xb ee ff             | 4      |          |   |   |   |   |       |   |          |
|                |  | [D,IDX]           | AE xb                   | 6      |          |   |   |   |   |       |   |          |
|                |  | [IDX2]            | AE xb ee ff             | 6      |          |   |   |   |   |       |   |          |
| CPY opr        | (Y) – (M:M+1)  | IMM               | 8D jj kk                | 2      | _        | _ | _ | _ | Δ | Λ     | Λ | Δ        |
| or ropr        | Compare Y to Memory (16-Bit)   | DIR               | 9D dd                   | 3      |          |   |   |   |   |       | - | -        |
|                | Sempare 1 to Memory (10 Bit)   | EXT               | BD hh II                | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX               | AD xb                   | 3      |          |   |   |   |   |       |   |          |
|                |  | IDX1              | AD xb ff                | 3      |          |   |   |   |   | Δ Δ   |   |          |
|                |  | IDX2              | AD xb ee ff             | 4      |          |   |   |   |   |       |   |          |
|                |  | [D,IDX]           | AD xb                   | 6      |          |   |   |   |   | Δ Δ Δ |   |          |
|                |  | [IDX2]            | AD xb ee ff             | 6      |          |   |   |   |   |       |   |          |
| DAA            | Adjust Sum to BCD  | INH               | 18 07                   | 3      | -        | - | - | - | Δ | Δ     | ? | Δ        |
|                | Decimal Adjust Accumulator A   |                   |                         |        |          |   |   |   |   |       |   | Ш        |
| DBEQ cntr, rel | (cntr) − 1⇒ cntr   | REL               | 04 lb rr                | 3      | -        | - | - | - | - | -     | - | -        |
|                | if (cntr) = 0, then Branch   | (9-bit)           |                         |        |          |   |   |   |   |       |   |          |
|                | else Continue to next instruction  |                   |                         |        |          |   |   |   |   |       |   |          |
|                | B  |                   |                         |        |          |   |   |   |   |       |   |          |
|                | Decrement Counter and Branch if = 0<br>(cntr = A, B, D, X, Y, or SP)       |                   |                         |        |          |   |   |   |   |       |   |          |
| DRNE ontr rol  | (cntr - A, B, B, A, T, 013F)<br>$(cntr) - 1 \Rightarrow cntr$              | REL               | 04 lb rr                | 3      | $\vdash$ |   |   |   |   |       |   | $\vdash$ |
| DBNE cntr, rel |  |                   | 04 10 11                | ٥      | -        | _ | - | - | - | -     | - | -        |
|                | If (cntr) not = 0, then Branch;<br>else Continue to next instruction       | (9-bit)           |                         |        |          |   |   |   |   |       |   |          |
|                | eise Continue to next instruction  |                   |                         |        |          |   |   |   |   |       |   |          |
|                | Decrement Counter and Branch if ≠ 0  |                   |                         |        |          |   |   |   |   |       |   |          |
|                |  |                   |                         |        |          |   |   |   |   | Δ     |   |          |
|                | (cntr = A, B, D, X, Y, or SP)  |                   |                         |        |          |   |   |   |   |       |   | Ш        |





| Source<br>Form | Operation   | Addr.<br>Mode | Machine<br>Coding (hex) | ~* | s | X | н | ı | N | z | V | С |
|----------------|---|---------------|-------------------------|----|---|---|---|---|---|---|---|---|
| DEC opr        | (M) <b>–</b> \$01 ⇒ M   | EXT           | 73 hh II                | 4  | - | _ | - | _ | Δ | Δ | Δ | _ |
|                | Decrement Memory Location   | IDX           | 63 xb                   | 3  |   |   |   |   |   |   |   |   |
|                |   | IDX1          | 63 xb ff                | 4  |   |   |   |   |   |   |   |   |
|                |   | IDX2          | 63 xb ee ff             | 5  |   |   |   |   |   |   |   |   |
|                |   | [D,IDX]       | 63 xb                   | 6  |   |   |   |   |   |   |   |   |
|                |   | [IDX2]        | 63 xb ee ff             | 6  |   |   |   |   |   |   |   |   |
| DECA           | (A) – \$01 ⇒ A Decrement A  | INH           | 43                      | 1  |   |   |   |   |   |   |   |   |
| DECB           | (B) – \$01 ⇒ B Decrement B  | INH           | 53                      | 1  |   |   |   |   |   |   |   |   |
| DES            | (SP) – \$0001 ⇒ SP<br>Translates to LEAS –1,SP  | IDX           | 1B 9F                   | 2  | - | - | - | - | - | - | - | _ |
| DEX            | $(X)$ – \$0001 $\Rightarrow X$<br>Decrement Index Register X  | INH           | 09                      | 1  | - | - | - | - | - | Δ | - | - |
| DEY            | (Y) – \$0001 ⇒ Y<br>Decrement Index Register Y  | INH           | 03                      | 1  | - | - | - | - | - | Δ | - | - |
| EDIV           | $(Y:D) \div (X) \Rightarrow Y \text{ Remainder} \Rightarrow D$<br>32 × 16 Bit $\Rightarrow$ 16 Bit Divide (unsigned)  | INH           | 11                      | 11 | - | - | - | - | Δ | Δ | Δ | Δ |
| EDIVS          | $(Y:D) \div (X) \Rightarrow Y \text{ Remainder} \Rightarrow D$<br>32 × 16 Bit $\Rightarrow$ 16 Bit Divide (signed)    | INH           | 18 14                   | 12 | - | - | - | - | Δ | Δ | Δ | Δ |
| EMACS sum      | $ \begin{array}{l} (M_{(X)}:M_{(X+1)})\times (M_{(Y)}:M_{(Y+1)}) + (M\sim M+3) \Rightarrow \\ M\sim M+3 \end{array} $ | Special       | 18 12 hh II             | 13 | - | - | - | - | Δ | Δ | Δ | Δ |
|                | $16 \times 16$ Bit $\Rightarrow 32$ Bit Multiply and Accumulate (signed)  |               |                         |    |   |   |   |   |   |   |   |   |
| EMAXD opr      | $MAX((D), (M:M+1)) \Rightarrow D$   | IDX           | 18 1A xb                | 4  | - | - | - | - | Δ | Δ | Δ | Δ |
|                | MAX of 2 Unsigned 16-Bit Values   | IDX1          | 18 1A xb ff             | 4  |   |   |   |   |   |   |   |   |
|                |   | IDX2          | 18 1A xb ee ff          | 5  |   |   |   |   |   |   |   |   |
|                | N, Z, ∨ and C status bits reflect result of   | [D,IDX]       | 18 1A xb                | 7  |   |   |   |   |   |   |   |   |
|                | internal compare ((D) – (M:M+1))  | [IDX2]        | 18 1A xb ee ff          | 7  |   |   |   |   |   |   |   |   |
| EMAXM opr      | $MAX((D), (M:M+1)) \Rightarrow M:M+1$   | IDX           | 18 1E xb                | 4  | - | - | - | - | Δ | Δ | Δ | Δ |
|                | MAX of 2 Unsigned 16-Bit Values   | IDX1          | 18 1E xb ff             | 5  |   |   |   |   |   |   |   |   |
|                |   | IDX2          | 18 1E xb ee ff          | 6  |   |   |   |   |   |   |   |   |
|                | N, Z, V and C status bits reflect result of   | [D,IDX]       | 18 1E xb                | 7  |   |   |   |   |   |   |   |   |
|                | internal compare ((D) – (M:M+1))  | [IDX2]        | 18 1E xb ee ff          | 7  |   |   |   |   |   |   |   |   |
| EMIND opr      | $MIN((D), (M:M+1)) \Rightarrow D$   | IDX           | 18 1B xb                | 4  | - | - | - | - | Δ | Δ | Δ | Δ |
|                | MIN of 2 Unsigned 16-Bit Values   | IDX1          | 18 1B xb ff             | 4  |   |   |   |   |   |   |   |   |
|                |   | IDX2          | 18 1B xb ee ff          | 5  |   |   |   |   |   |   |   |   |
|                | N, Z, V and C status bits reflect result of   | [D,IDX]       | 18 1B xb                | 7  |   |   |   |   |   |   |   |   |
|                | internal compare ((D) – (M:M+1))  | [IDX2]        | 18 1B xb ee ff          | 7  |   |   |   |   |   |   |   |   |
| EMINM opr      | $MIN((D), (M:M+1)) \Rightarrow M:M+1$   | IDX           | 18 1F xb                | 4  | - | - | - | - | Δ | Δ | Δ | Δ |
|                | MIN of 2 Unsigned 16-Bit ∀alues   | IDX1          | 18 1F xb ff             | 5  |   |   |   |   |   |   |   |   |
|                |   | IDX2          | 18 1F xb ee ff          | 6  |   |   |   |   |   |   |   |   |
|                | N, Z, V and C status bits reflect result of   | [D,IDX]       | 18 1F xb                | 7  |   |   |   |   |   |   |   |   |
|                | internal compare ((D) – (M:M+1))  | [IDX2]        | 18 1F xb ee ff          | 7  |   |   |   |   |   |   |   | _ |
| EMUL           | $(D) \times (Y) \Rightarrow Y:D$<br>16 × 16 Bit Multiply (unsigned)   | INH           | 13                      | 3  | - | - | _ | - | Δ | Δ | - | Δ |
| EMULS          | $(D) \times (Y) \Rightarrow Y:D$<br>16 × 16 Bit Multiply (signed)   | INH           | 18 13                   | 3  | - | - | - | - | Δ | Δ | - | Δ |





| Source<br>Form | Operation   | Addr.<br>Mode | Machine<br>Coding (hex) | ~* | s        | X  | н        | ı        | N | z | v | С |
|----------------|---|---------------|-------------------------|----|----------|----|----------|----------|---|---|---|---|
| EORA opr       | $(A) \oplus (M) \Rightarrow A$  | IMM           | 88 ii                   | 1  | -        | -  | -        | -        | Δ | Δ | 0 | _ |
|                | Exclusive-OR A with Memory  | DIR           | 98 dd                   | 3  |          |    |          |          |   |   |   |   |
|                |   | EXT           | B8 hh II                | 3  |          |    |          |          |   |   |   |   |
|                |   | IDX           | A8 xb                   | 3  |          |    |          |          |   |   |   |   |
|                |   | IDX1          | A8 xb ff                | 3  |          |    |          |          |   |   |   |   |
|                |   | IDX2          | A8 xb ee ff             | 4  |          |    |          |          |   |   |   |   |
|                |   | [D,IDX]       | A8 xb                   | 6  |          |    |          |          |   |   |   |   |
|                |   | [IDX2]        | A8 xb ee ff             | 6  |          |    |          |          |   |   |   |   |
| EORB opr       | $(B) \oplus (M) \Rightarrow B$  | IMM           | C8 ii                   | 1  | _        | _  | _        | _        | Δ | Δ | 0 | _ |
|                | Exclusive-OR B with Memory  | DIR           | D8 dd                   | 3  |          |    |          |          |   |   |   |   |
|                | ,   | EXT           | F8 hh II                | 3  |          |    |          |          |   |   |   |   |
|                |   | IDX           | E8 xb                   | 3  |          |    |          |          |   |   |   |   |
|                |   | IDX1          | E8 xb ff                | 3  |          |    |          |          |   |   |   |   |
|                |   | IDX2          | E8 xb ee ff             | 4  |          |    |          |          |   |   |   |   |
|                |   | [D,IDX]       | E8 xb                   | 6  |          |    |          |          |   |   |   |   |
|                |   | [D,IDX]       | E8 xb ee ff             | 6  |          |    |          |          |   |   |   |   |
| ETDL           | (MARA (A) ( F/D) (/MA (O)M (2) (/MARA (A) ) (A)                                     |               |                         |    |          |    | $\vdash$ |          |   |   |   | _ |
| ETBL opr       | $(M:M+1)+[(B)\times((M+2:M+3)-(M:M+1))] \Rightarrow D$                              | IDX           | 18 3F xb                | 10 | -        | -  | -        | -        | Δ | Δ | _ | ? |
|                | 16-Bit Table Lookup and Interpolate   |               |                         |    |          |    |          |          |   |   |   |   |
|                |   |               |                         |    |          |    |          |          |   |   |   |   |
|                | Initialize B, and index before ETBL.  |               |                         |    |          |    |          |          |   |   |   |   |
|                | <ea> points at first table entry (M:M+1)</ea>                                       |               |                         |    |          |    |          |          |   |   |   |   |
|                | and B is fractional part of lookup value  |               |                         |    |          |    |          |          |   |   |   |   |
|                | (no indirect addr. modes allowed)   |               |                         |    |          |    |          |          |   |   |   |   |
| EXG r1, r2     | $(r1) \Leftrightarrow (r2)$ (if r1 and r2 same size) or                             | INH           | B7 eb                   | 1  | _        | _  | <u> </u> | _        | _ | _ | _ | _ |
|                | $00:(r1) \Rightarrow r2 \text{ (if } r1=8-\text{bit; } r2=16-\text{bit) } or$       |               | 2. 0.0                  |    |          |    |          |          |   |   |   |   |
|                | $(r1_{low}) \Leftrightarrow (r2)$ (if r1=16-bit; r2=8-bit)                          |               |                         |    |          |    |          |          |   |   |   |   |
|                | (11)OW) (12) (1111 10 bit, 12 0 bit)  |               |                         |    |          |    |          |          |   |   |   |   |
|                | r1 and r2 may be  |               |                         |    |          |    |          |          |   |   |   |   |
|                | A, B, CCR, D, X, Y, or SP   |               |                         |    |          |    |          |          |   |   |   |   |
| EDIV/          |   | INILI         | 10.11                   | 40 |          |    | $\vdash$ |          |   |   | _ |   |
| FDIV           | $(D) \div (X) \Rightarrow X; r \Rightarrow D$                                       | INH           | 18 11                   | 12 | -        | -  | -        | -        | - | Δ | Δ | Δ |
|                | 16 × 16 Bit Fractional Divide   |               |                         |    | -        | _  | _        |          |   |   |   | _ |
| IBEQ cntr, rel | (cntr) + 1⇒ cntr  | REL           | 04 lb rr                | 3  | -        | -  | -        | -        | - | - | - | - |
|                | If (cntr) = 0, then Branch  | (9-bit)       |                         |    |          |    |          |          |   |   |   |   |
|                | else Continue to next instruction   |               |                         |    |          |    |          |          |   |   |   |   |
|                |   |               |                         |    |          |    |          |          |   |   |   |   |
|                | Increment Counter and Branch if = 0   |               |                         |    |          |    |          |          |   |   |   |   |
|                | (cntr = A, B, D, X, Y, or SP)   |               |                         |    |          |    |          |          |   |   |   |   |
| IBNE cntr, rel | (cntr) + 1⇒ cntr  | REL           | 04 lb rr                | 3  | _        | -  | _        | _        | _ | _ | _ | _ |
|                | if (cntr) not = 0, then Branch;   | (9-bit)       |                         |    |          |    |          |          |   |   |   |   |
|                | else Continue to next instruction   |               |                         |    |          |    |          |          |   |   |   |   |
|                |   |               |                         |    |          |    |          |          |   |   |   |   |
|                | Increment Counter and Branch if ≠ 0   |               |                         |    |          |    |          |          |   |   |   |   |
|                | (cntr = A, B, D, X, Y, or SP)   |               |                         |    |          |    |          |          |   |   |   |   |
| IDIV           | $(D) \div (X) \Rightarrow X; r \Rightarrow D$                                       | INH           | 18 10                   | 12 | <u> </u> | 1_ | <u> </u> | <u> </u> | _ | Δ | 0 | Δ |
| IDI V          | $(D) + (A) \Rightarrow A, I \Rightarrow D$<br>16 × 16 Bit Integer Divide (unsigned) | 11411         | 13 10                   | 12 | -        | 1  | -        | _        | - | Δ | " | Δ |
| 150.40         |   | 18            | 10.15                   |    | -        | -  | -        |          |   | _ | , |   |
| IDIVS          | $(D) \div (X) \Rightarrow X; r \Rightarrow D$                                       | INH           | 18 15                   | 12 | -        | -  | -        | -        | Δ | Δ | Δ | Δ |
|                | 16 × 16 Bit Integer Divide (signed)   |               |                         |    |          |    |          |          |   |   |   |   |





| Source<br>Form | Operation   | Addr.<br>Mode | Machine<br>Coding (hex) | ~*   | s        | X        | Н        | ı | N | z        | ٧ | С |
|----------------|---|---------------|-------------------------|------|----------|----------|----------|---|---|----------|---|---|
| INC opr        | (M) + \$01 ⇒ M  | EXT           | 72 hh II                | 4    | -        | -        | _        | - | Δ | Δ        | Δ | - |
|                | Increment Memory Byte                                     | IDX           | 62 xb                   | 3    |          |          |          |   |   |          |   |   |
|                |   | IDX1          | 62 xb ff                | 4    |          |          |          |   |   |          |   |   |
|                |   | IDX2          | 62 xb ee ff             | 5    |          |          |          |   |   |          |   |   |
|                |   | [D,IDX]       | 62 xb                   | 6    |          |          |          |   |   |          |   |   |
|                |   | [IDX2]        | 62 xb ee ff             | 6    |          |          |          |   |   |          |   |   |
| INCA           | (A) + \$01 ⇒ A Increment Acc. A                           | INH           | 42                      | 1    |          |          |          |   |   |          |   |   |
| INCB           | (B) + \$01 ⇒ B Increment Acc. B                           | INH           | 52                      |      |          |          |          |   |   |          |   |   |
| INS            | (SP) + \$0001 ⇒ SP<br>Translates to LEAS 1,SP             | IDX           | 1B 81                   | 2    | -        | _        | -        | _ | - | -        | - | _ |
| INX            | (X) + \$0001 ⇒ X  | INH           | 08                      | 1    | -        | -        | -        | - | - | Δ        | - | - |
|                | Increment Index Register X                                |               |                         |      |          |          |          |   |   |          |   |   |
| INY            | (Y) + \$0001 ⇒ Y  | INH           | 02                      | 1    | -        | -        | _        | _ | - | Δ        | - | _ |
|                | Increment Index Register Y                                |               |                         |      |          |          |          |   |   |          |   |   |
| JMP opr        | Subroutine address ⇒ PC                                   | EXT           | 06 hh II                | 3    | _        | -        | _        | _ | _ | _        | _ | _ |
|                |   | IDX           | 05 xb                   | 3    |          |          |          |   |   |          |   |   |
|                | Jump  | IDX1          | 05 xb ff                | 3    |          |          |          |   |   |          |   |   |
|                |   | IDX2          | 05 xb ee ff             | 4    |          |          |          |   |   |          |   |   |
|                |   | [D,IDX]       | 05 xb                   | 6    |          |          |          |   |   |          |   |   |
|                |   | [IDX2]        | 05 xb ee ff             | 6    |          |          |          |   |   |          |   |   |
| JSR opr        | $(SP) - 2 \Rightarrow SP;$                                | DIR           | 17 dd                   | 4    | -        | _        | _        | _ | _ | _        | - | _ |
|                | $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)};$            | EXT           | 16 hh II                | 4    |          |          |          |   |   |          |   |   |
|                | Subroutine address ⇒ PC                                   | IDX           | 15 xb                   | 4    |          |          |          |   |   |          |   |   |
|                |   | IDX1          | 15 xb ff                | 4    |          |          |          |   |   |          |   |   |
|                | Jump to Subroutine  | IDX2          | 15 xb ee ff             | 5    |          |          |          |   |   |          |   |   |
|                |   | [D,IDX]       | 15 xb                   | 7    |          |          |          |   |   |          |   |   |
|                |   | [IDX2]        | 15 xb ee ff             | 7    |          |          |          |   |   |          |   |   |
| LBCC rel       | Long Branch if Carry Clear (if C = 0)                     | REL           | 18 24 qq rr             | 4/3  | -        | -        | -        | _ | - | -        | - | _ |
| LBCS rel       | Long Branch if Carry Set (if C = 1)                       | REL           | 18 25 qq rr             | 4/3  | -        | -        | -        | _ | _ | -        | _ | - |
| LBEQ rel       | Long Branch if Equal (if Z = 1)                           | REL           | 18 27 qq rr             | 4/3  | -        | -        | _        | _ | - | _        | - | - |
| LBGE rel       | Long Branch Greater Than or Equal (if N ⊕ V = 0) (signed) | REL           | 18 2C qq rr             | 4/3  | -        | -        | -        | - | - | -        | - | - |
| LBGT rel       | Long Branch if Greater Than                               | REL           | 18 2E qq rr             | 4/3  | _        | _        | _        | _ | _ | _        | _ | _ |
|                | (if $Z + (N \oplus V) = 0$ ) (signed)                     |               |                         |      |          |          |          |   |   |          |   |   |
| LBHI rel       | Long Branch if Higher                                     | REL           | 18 22 gg rr             | 4/3  | _        | -        | _        | _ | _ | _        | _ | _ |
| LDITITE        | (if C + Z = 0) (unsigned)                                 | I I I         | 10 22 99 11             | 4/5  |          |          |          |   |   | _        | _ |   |
| LBHS rel       | Long Branch if Higher or Same                             | REL           | 18 24 gg rr             | 4/3  | -        |          |          |   |   |          |   |   |
| LBHS Tel       | (if C = 0) (unsigned)                                     | KEL           | 10 24 99 11             | 4/3  | -        | -        | _        | - | _ | -        | _ | _ |
|                | same function as LBCC                                     |               |                         |      |          |          |          |   |   |          |   |   |
| LBLE rel       | Long Branch if Less Than or Equal                         | REL           | 18 2F qq rr             | 4/3  |          |          |          |   |   |          |   |   |
| LDLE Tel       | (if $Z + (N \oplus V) = 1$ ) (signed)                     | KEL           | 10 2F qq 11             | 4/3  | -        | _        | _        | _ | _ | -        | _ | _ |
| I DI O rel     | , , , , , , ,   | DEL           | 10.05                   | 4/2  |          |          |          |   |   |          |   |   |
| LBLO rel       | Long Branch if Lower                                      | REL           | 18 25 qq rr             | 4/3  | -        | -        | _        | _ | _ | -        | _ | _ |
|                | (if C = 1) (unsigned) same function as LBCS               |               |                         |      |          |          |          |   |   |          |   |   |
| L DI O/        |   | 551           | 10.00                   | 4.10 |          |          |          |   |   |          |   |   |
| LBLS rel       | Long Branch if Lower or Same (if C + Z = 1) (unsigned)    | REL           | 18 23 qq rr             | 4/3  | _        | _        | _        | _ | _ | _        | _ | _ |
| LBLT rel       | Long Branch if Less Than (if N ⊕ V = 1) (signed)          | REL           | 18 2D qq rr             | 4/3  | -        | -        | -        | - | - | -        | - | - |
| LBMI rel       | Long Branch if Minus (if N = 1)                           | REL           | 18 2B qq rr             | 4/3  | _        | _        | _        | _ | _ | _        | _ | _ |
| LBNE rel       | Long Branch if Not Equal (if Z = 0)                       | REL           | 18 26 qq rr             | 4/3  | <u> </u> | <u> </u> | <u> </u> | _ | _ | <u> </u> |   | _ |
|                | . , , ,   |               |                         |      |          |          |          |   |   | -        |   | _ |
| LBPL rel       | Long Branch if Plus (if N = 0)                            | REL           | 18 2A qq rr             | 4/3  | _        | -        | _        | _ | _ | _        | _ | _ |
| LBRA rel       | Long Branch Always (if 1=1)                               | REL           | 18 20 qq rr             | 4    | -        | -        | -        | - | - | -        | - | - |





| Source<br>Form  | Operation                                  | Addr.<br>Mode | Machine<br>Coding (hex) | ~*  | s | X | н | 1 | N | z | v                                       | С |
|-----------------|--|---------------|-------------------------|-----|---|---|---|---|---|---|---|---|
| LBRN rel        | Long Branch Never (if 1 = 0)               | REL           | 18 21 qq rr             | 3   | - | - | - | - | - | - | -                                       | - |
| LBVC rel        | Long Branch if Overflow Bit Clear (if ∀=0) | REL           | 18 28 qq rr             | 4/3 | - | - | - | - | - | _ | _                                       | _ |
| LBVS rel        | Long Branch if Overflow Bit Set (if V = 1) | REL           | 18 29 qq rr             | 4/3 | _ | _ | _ | _ | _ | _ | _                                       | _ |
| LDAA opr        | $(M) \Rightarrow A$                        | IMM           | 86 ii                   | 1   | - | - | - | - | Δ | Δ | 0                                       | _ |
|                 | Load Accumulator A                         | DIR           | 96 dd                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | EXT           | B6 hh II                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX           | A6 xb                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX1          | A6 xb ff                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX2          | A6 xb ee ff             | 4   |   |   |   |   |   |   |   |   |
|                 |  | [D,IDX]       | A6 xb                   | 6   |   |   |   |   |   |   |   |   |
|                 |  | [IDX2]        | A6 xb ee ff             | 6   |   |   |   |   |   |   |   |   |
| LDAB <i>opr</i> | $(M) \Rightarrow B$                        | IMM           | C6 ii                   | 1   | - | - | - | - | Δ | Δ | 0                                       | - |
|                 | Load Accumulator B                         | DIR           | D6 dd                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | EXT           | F6 hh II                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX           | E6 xb                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX1          | E6 xb ff                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX2          | E6 xb ee ff             | 4   |   |   |   |   |   |   |   |   |
|                 |  | [D,IDX]       | E6 xb<br>E6 xb ee ff    | 6   |   |   |   |   |   |   |   |   |
| 1 DD            | (14.14.4) 4.15                             | [IDX2]        |                         |     |   |   |   |   |   |   | _                                       | _ |
| LDD opr         | (M:M+1) ⇒ A:B                              | IMM           | CC jj kk                | 2   | - | - | - | - | Δ | Δ | 0                                       | _ |
|                 | Load Double Accumulator D (A:B)            | DIR           | DC dd                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | EXT           | FC hh II<br>EC xb       | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX<br>IDX1   | EC xb                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX1          | EC xb ee ff             | 4   |   |   |   |   |   |   |   |   |
|                 |  | [D,IDX]       | EC xb                   | 6   |   |   |   |   |   |   |   |   |
|                 |  | [IDX2]        | EC xb ee ff             | 6   |   |   |   |   |   |   |   |   |
| LDS opr         | (M:M+1) ⇒ SP                               | IMM           | CF jj kk                | 2   |   |   |   | _ | Δ | Λ | 0                                       |   |
| LDS Opi         | Load Stack Pointer                         | DIR           | DF dd                   | 3   | - | - | _ | _ | Δ | Δ | 0                                       | _ |
|                 | Loud Older Femiles                         | EXT           | FF hh II                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX           | EF xb                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX1          | EF xb ff                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX2          | EF xb ee ff             | 4   |   |   |   |   |   |   |   |   |
|                 |  | [D,IDX]       | EF xb                   | 6   |   |   |   |   |   |   |   |   |
|                 |  | [IDX2]        | EF xb ee ff             | 6   |   |   |   |   |   |   |   |   |
| LDX opr         | (M:M+1) ⇒ X                                | IMM           | CE jj kk                | 2   | _ | _ | _ | _ | Δ | Δ | 0                                       | _ |
| ,               | Load Index Register X                      | DIR           | DE dd                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | EXT           | FE hh II                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX           | EE xb                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX1          | EE xb ff                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX2          | EE xb ee ff             | 4   |   |   |   |   |   |   |   |   |
|                 |  | [D,IDX]       | EE xb                   | 6   |   |   |   |   |   |   |   |   |
|                 |  | [IDX2]        | EE xb ee ff             | 6   |   |   |   |   |   |   |   |   |
| LDY opr         | $(M:M+1) \Rightarrow Y$                    | IMM           | CD jj kk                | 2   | - | - | - | - | Δ | Δ | 0                                       | - |
|                 | Load Index Register Y                      | DIR           | DD dd                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | EXT           | FD hh II                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX           | ED xb                   | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX1          | ED xb ff                | 3   |   |   |   |   |   |   |   |   |
|                 |  | IDX2          | ED xb ee ff             | 4   |   |   |   |   |   |   |   |   |
|                 |  | [D,IDX]       | ED xb                   | 6   |   |   |   |   |   |   |   |   |
|                 |  | [IDX2]        | ED xb ee ff             | 6   |   |   |   |   |   |   |   | _ |
| LEAS opr        | Effective Address $\Rightarrow$ SP         | IDX           | 1B xb                   | 2   | - | - | - | - | - | _ | -                                       | - |
|                 | Load Effective Address into SP             | IDX1          | 1B xb ff                | 2   |   |   |   |   |   |   |   |   |
|                 |  | IDX2          | 1B xb ee ff             | 2   |   |   |   |   |   |   | Δ 0 Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ |   |



# ESCUELA DE INGENIERIA ELECTRICA UNVERBEADO DE COSTA REA

| Source<br>Form | Operation   | Addr.<br>Mode | Machine<br>Coding (hex) | ~* | s | X | н | ı | N  | z | v | С |
|----------------|---|---------------|-------------------------|----|---|---|---|---|--|---|---|---|
| LEAX opr       | Effective Address $\Rightarrow$ X   | IDX           | 1A xb                   | 2  | - | - | _ | - | -  | - | - | _ |
|                | Load Effective Address into X   | IDX1          | 1A xb ff                | 2  |   |   |   |   |  |   |   |   |
|                |   | IDX2          | 1A xb ee ff             | 2  |   |   |   |   |  |   |   |   |
| LEAY opr       | Effective Address $\Rightarrow$ Y   | IDX           | 19 xb                   | 2  | - | - | - | - | -  | - | - | - |
|                | Load Effective Address into Y   | IDX1          | 19 xb ff                | 2  |   |   |   |   |  |   |   |   |
|                |   | IDX2          | 19 xb ee ff             | 2  |   |   |   |   |  |   |   |   |
| LSL opr        | ←   | EXT           | 78 hh II                | 4  | - | - | - | - | Δ  | Δ | Δ | Δ |
|                | C b7 b0   | IDX           | 68 xb                   | 3  |   |   |   |   |  |   |   |   |
|                |   | IDX1          | 68 xb ff                | 4  |   |   |   |   |  |   |   |   |
|                | Logical Shift Left  | IDX2          | 68 xb ee ff             | 5  |   |   |   |   |  |   |   |   |
|                | same function as ASL  | [D,IDX]       | 68 xb                   | 6  |   |   |   |   | <ul> <li></li> <li></li> <li>Δ Δ</li> <li>Ο Δ</li> <li>Δ Δ</li> <li>Δ Δ</li> </ul> |   |   |   |
| 1.01.4         | La minal Objet Annumulator A to Last  | [IDX2]        | 68 xb ee ff             | 6  |   |   |   |   |  |   |   |   |
| LSLA           | Logical Shift Accumulator A to Left   | INH           | 48<br>58                | 1  |   |   |   |   |  |   |   |   |
|                | Logical Shift Accumulator B to Left   |               |                         |    |   |   |   |   |  |   |   |   |
| LSLD           | C b7 A b0 b7 B b0   | INH           | 59                      | 1  | _ | _ | - | - | Δ  | Δ | Δ | Δ |
|                | Logical Shift Left D Accumulator same function as ASLD  |               |                         |    |   |   |   |   |  |   |   |   |
| LSR opr        | <b>─</b>  | EXT           | 74 hh II                | 4  | - | _ | - | _ | 0  | Δ | Δ | Δ |
|                | 0   | IDX           | 64 xb                   | 3  |   |   |   |   |  |   |   |   |
|                | D7 DU C   | IDX1          | 64 xb ff                | 4  |   |   |   |   |  |   |   |   |
|                | Logical Shift Right   | IDX2          | 64 xb ee ff             | 5  |   |   |   |   |  |   |   |   |
|                |   | [D,IDX]       | 64 xb                   | 6  |   |   |   |   |  |   |   |   |
|                |   | [IDX2]        | 64 xb ee ff             | 6  |   |   |   |   |  |   |   |   |
| LSRA           | Logical Shift Accumulator A to Right  | INH           | 44                      | 1  |   |   |   |   |  |   |   |   |
| LSRB           | Logical Shift Accumulator B to Right  | INH           | 54                      | 1  |   |   |   |   |  |   |   | Ш |
| LSRD           | 0-b7 A b0 b7 B b0 C   | INH           | 49                      | 1  | - | - | - | - | 0  | Δ | Δ | Δ |
|                | Logical Shift Right D Accumulator   |               |                         |    |   |   |   |   |  |   |   |   |
| MAXA           | $MAX((A), (M)) \Rightarrow A$   | IDX           | 18 18 xb                | 4  | - | - | _ | _ | Δ  |   | Δ | Δ |
|                | MAX of 2 Unsigned 8-Bit ∀alues  | IDX1          | 18 18 xb ff             | 4  |   |   |   |   |  |   |   |   |
|                |   | IDX2          | 18 18 xb ee ff          | 5  |   |   |   |   |  |   |   |   |
|                | N, Z, ∨ and C status bits reflect result of   | [D,IDX]       | 18 18 xb                | 7  |   |   |   |   |  |   |   |   |
|                | internal compare ((A) – (M)).   | [IDX2]        | 18 18 xb ee ff          | 7  |   |   |   |   |  |   |   |   |
| MAXM           | $MAX((A), (M)) \Rightarrow M$   | IDX           | 18 1C xb                | 4  | - | - | - | - | Δ  | Δ | Δ | Δ |
|                | MAX of 2 Unsigned 8-Bit ∀alues  | IDX1          | 18 1C xb ff             | 5  |   |   |   |   |  |   |   |   |
|                |   | IDX2          | 18 1C xb ee ff          | 6  |   |   |   |   |  |   |   |   |
|                | N, Z, V and C status bits reflect result of   | [D,IDX]       | 18 1C xb                | 7  |   |   |   |   |  |   |   |   |
|                | internal compare ((A) – (M)).   | [IDX2]        | 18 1C xb ee ff          | 7  |   |   |   |   |  |   |   |   |
| MEM            | $\begin{array}{l} \mu \text{ (grade)} \Rightarrow M_{(Y)};\\ (X) + 4 \Rightarrow X; \ (Y) + 1 \Rightarrow Y; \text{ A unchanged} \end{array}$   | Special       | 01                      | 5  | - | - | ? | - | ?  | ? | ? | ? |
|                | if (A) < P1 or (A) > P2 then $\mu$ = 0, else $\mu$ = MIN[((A) – P1)×S1, (P2 – (A))×S2, \$FF] where: A = current crisp input value; X points at 4-byte data structure that describes a trapezoidal membership function (P1, P2, S1, S2); |               |                         |    |   |   |   |   |  |   |   |   |
|                | Y points at fuzzy input (RAM location). See instruction details for special cases.  |               |                         |    |   |   |   |   |  |   |   |   |





#### Departamento de Automática SET DE INSTRUCCIONES HC12 IE-623 MICROPROCESADORES

#### Source Addr. Machine s X Н Ν Z V C Operation ı **Form** Mode Coding (hex) MINA $MIN((A), (M)) \Rightarrow A$ IDX 18 19 xb 4 Δ Δ Δ 18 19 xb ff MIN of Two Unsigned 8-Bit Values IDX1 4 IDX2 18 19 xb ee ff 5 N, Z, V and C status bits reflect result of 18 19 xb 7 [D,IDX] internal compare ((A) - (M)). 18 19 xb ee ff 7 [IDX2] MINM 4 $MIN((A), (M)) \Rightarrow M$ IDX 18 1D xb Δ $\Delta \mid \Delta \mid \Delta$ MIN of Two Unsigned 8-Bit Values IDX1 18 1D xb ff 5 IDX2 18 1D xb ee ff 6 N, Z, V and C status bits reflect result of [D,IDX] 18 1D xb 7 internal compare ((A) - (M)). [IDX2] 18 1D xb ee ff 7 IMM-EXT 18 0B ii hh II 4 $MOVB \ opr1, \ opr2 \ | (M_1) \Rightarrow M_2$ Memory to Memory Byte-Move (8-Bit) IMM-IDX 18 08 xb ii 4 EXT-EXT 18 0C hh II hh II 6 EXT-IDX 18 09 xb hh II 5 IDX-EXT 18 0D xb hh II 5 IDX-IDX 18 0A xb xb 5 $MOVW opr1, opr2 (M:M+1<sub>1</sub>) <math>\Rightarrow M:M+1<sub>2</sub>$ IMM-EXT 18 03 jj kk hh ll 5 Memory to Memory Word-Move (16-Bit) IMM-IDX 18 00 xb ii kk 4 EXT-EXT 18 04 hh II hh II 6 EXT-IDX 18 01 xb hh II 5 18 05 xb hh II 5 IDX-EXT IDX-IDX 18 02 xb xb 5 MUL $(A) \times (B) \Rightarrow A:B$ INH 12 3 8 × 8 Unsigned Multiply NEG opr $0 - (M) \Rightarrow M \text{ or } (\overline{M}) + 1 \Rightarrow M$ EXT 70 hh II Λ Δ Δ Two's Complement Negate IDX 60 xb 3 IDX1 60 xb ff 4 IDX2 60 xb ee ff 5 60 xb [D,IDX] 6 [IDX2] 60 xb ee ff 6 **NEGA** $0 - (A) \Rightarrow A \text{ equivalent to } (\overline{A}) + 1 \Rightarrow B$ INH 40 1 Negate Accumulator A NEGB $0 - (B) \Rightarrow B$ equivalent to $(\overline{B}) + 1 \Rightarrow B$ 50 INH 1 Negate Accumulator B NOP No Operation INH Α7 1 ORAA opr $(A) + (M) \Rightarrow A$ IMM ii A8 1 0 Logical OR A with Memory DIR 9A dd 3 **EXT** BA hh ll 3 IDX AA xb 3 IDX1 AA xb ff 3 IDX2 AA xb ee ff 4 [D,IDX] AA xb 6 [IDX2] AA xb ee ff 6 CA ii $\Delta \mid 0$ ORAB opr $(B) + (M) \Rightarrow B$ IMM 1 Δ Logical OR B with Memory DIR DA dd 3 FA hh II EXT 3 IDX EA xb 3 IDX1 EA xb ff 3 IDX2 EA xb ee ff 4 [D,IDX] EA xb 6 [IDX2] EA xb ee ff 6 1 1 1 1 ORCC opr (CCR) + M ⇒ CCR IMM 14 ii 1 Logical OR CCR with Memory





| Source<br>Form | Operation   | Addr.<br>Mode | Machine<br>Coding (hex) | ~*       | s | x | н | ı | N | z | ٧ | С        |
|----------------|---|---------------|-------------------------|----------|---|---|---|---|---|---|---|----------|
| PSHA           | $(SP) - 1 \Rightarrow SP; (A) \Rightarrow M_{(SP)}$   | INH           | 36                      | 2        | - | - | - | - | - | - | - | -        |
| PSHB           | Push Accumulator A onto Stack $(SP) - 1 \Rightarrow SP; (B) \Rightarrow M_{(SP)}$   | INH           | 37                      | 2        | _ | _ | _ | _ | _ | _ | _ |          |
|                | Push Accumulator B onto Stack   |               |                         | _        |   |   |   |   |   |   |   |          |
| PSHC           | $(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$   | INH           | 39                      | 2        | - | _ | - | _ | _ | _ | - | -        |
|                | Push CCR onto Stack   |               |                         |          |   |   |   |   |   |   |   |          |
| PSHD           | $(SP) - 2 \Rightarrow SP; (A:B) \Rightarrow M_{(SP)}:M_{(SP+1)}$  | INH           | 3B                      | 2        | - | - | - | - | - | - | - | -        |
|                | Push D Accumulator onto Stack   |               |                         |          |   |   |   |   |   |   |   |          |
| PSHX           | $(SP)$ – 2 $\Rightarrow$ $SP$ ; $(X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$   | INH           | 34                      | 2        | - | - | - | - | - | - | - | -        |
|                | Push Index Register X onto Stack  |               |                         |          |   |   |   |   |   |   |   |          |
| PSHY           | $(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$  | INH           | 35                      | 2        | - | - | - | - | - | - | - | -        |
|                | Push Index Register Y onto Stack  |               |                         |          |   |   |   |   |   |   |   | Ш        |
| PULA           | $(M_{(SP)}) \Rightarrow A; (SP) + 1 \Rightarrow SP$   | INH           | 32                      | 3        | - | - | - | - | - | - | - | -        |
|                | Pull Accumulator A from Stack   |               |                         |          |   |   |   |   |   |   |   |          |
| PULB           | $(M_{(SP)}) \Rightarrow B; (SP) + 1 \Rightarrow SP$   | INH           | 33                      | 3        | - | - | - | - | - | - | - | -        |
|                | Pull Accumulator B from Stack   |               |                         |          |   |   |   |   |   |   |   |          |
| PULC           | $(M_{(SP)}) \Rightarrow CCR; (SP) + 1 \Rightarrow SP$   | INH           | 38                      | 3        | Δ | ↓ | Δ | Δ | Δ | Δ | Δ | Δ        |
|                | Pull CCR from Stack   |               |                         |          |   |   |   |   |   |   |   |          |
| PULD           | $(M_{(SP)}:M_{(SP+1)}) \Rightarrow A:B; (SP) + 2 \Rightarrow SP$  | INH           | 3A                      | 3        | - | - | - | - | - | - | _ | -        |
| PULX           | Pull D from Stack $ (M_{(SP)}:M_{(SP+1)}) \Rightarrow X_H:X_L; (SP) + 2 \Rightarrow SP $  | INH           | 30                      | 3        | _ | _ |   |   | _ | _ | _ | $\vdash$ |
| I OLX          |   | IINII         |                         |          |   |   |   |   |   | _ |   |          |
| PULY           | Pull Index Register X from Stack $ (M_{(SP)}:M_{(SP+1)}) \Rightarrow Y_H:Y_L; (SP) + 2 \Rightarrow SP $   | INH           | 31                      | 3        | _ | _ |   | _ | _ | _ | _ |          |
| 1 021          |   |               |                         |          |   |   |   |   |   |   |   |          |
| DE) /          | Pull Index Register Y from Stack  | 0             | 40.04                   | 3**      |   |   |   |   |   |   |   | Ш        |
| REV            | MIN-MAX rule evaluation Find smallest rule input (MIN).   | Special       | 18 3A                   | g<br>per | - | - | - | - | - | - | Δ | -        |
|                | Store to rule outputs unless fuzzy output is already larger (MAX).  |               |                         | rule     |   |   |   |   |   |   |   |          |
|                | For rule weights see REVW.  |               |                         |          |   |   |   |   |   |   |   |          |
|                | Each rule input is an 8-bit offset from the base address in Y. Each rule output is an 8-bit offset from the base address in Y. \$FE separates rule inputs from rule outputs. \$FF terminates the rule list. |               |                         |          |   |   |   |   |   |   |   |          |
|                | REV may be interrupted.   |               |                         |          |   |   |   |   |   |   |   |          |





| Source<br>Form | Operation  | Addr.<br>Mode | Machine<br>Coding (hex) | ~*                 | s | X | н | ı | N | z | v     | С        |
|----------------|--|---------------|-------------------------|--------------------|---|---|---|---|---|---|-------|----------|
| REVW           | MIN-MAX rule evaluation  | Special       | 18 3B                   | 3**                | - | - | ? | - | ? | ? | Δ     | ļ        |
|                | Find smallest rule input (MIN),  |               |                         | per                |   |   |   |   |   |   |       |          |
|                | Store to rule outputs unless fuzzy output is already larger (MAX).   |               |                         | rule<br>byte;<br>5 |   |   |   |   |   |   |       |          |
|                | Rule weights supported, optional.  |               |                         | per<br>wt.         |   |   |   |   |   |   |       |          |
|                | Each rule input is the 16-bit address of a fuzzy input. Each rule output is the 16-bit address of a fuzzy output. The value \$FFFE separates rule inputs from rule outputs. \$FFFF terminates the rule list.   |               |                         |                    |   |   |   |   |   |   |       |          |
|                | RE∀W may be interrupted.   |               |                         |                    |   |   |   |   |   |   |       |          |
| ROL opr        |  | EXT           | 75 hh II                | 4                  | - | - | - | - | Δ | Δ | Δ     | Δ        |
|                | C b7 b0  | IDX           | 65 xb                   | 3                  |   |   |   |   |   |   | Δ Δ Δ |          |
|                | Rotate Memory Left through Carry   | IDX1<br>IDX2  | 65 xb ff<br>65 xb ee ff | 4<br>5             |   |   |   |   |   |   |       |          |
|                | Rotate Memory Left through Carry   | [D,IDX]       | 65 xb ee ii             | 6                  |   |   |   |   |   |   |       |          |
|                |  | [IDX2]        | 65 xb ee ff             | 6                  |   |   |   |   |   |   |       |          |
| ROLA           | Rotate A Left through Carry  | INH           | 45                      | 1                  |   |   |   |   |   |   |       |          |
| ROLB           | Rotate B Left through Carry  | INH           | 55                      | 1                  |   |   |   |   |   |   |       |          |
| ROR opr        |  | EXT           | 76 hh II                | 4                  | _ | _ | _ | _ | Δ | Δ | Δ     | Δ        |
|                | b7 b0 C  | IDX           | 66 xb                   | 3                  |   |   |   |   |   |   |       |          |
|                | b7 b0 C  | IDX1          | 66 xb ff                | 4                  |   |   |   |   |   |   |       |          |
|                | Rotate Memory Right through Carry  | IDX2          | 66 xb ee ff             | 5                  |   |   |   |   |   |   |       |          |
|                |  | [D,IDX]       | 66 xb                   | 6                  |   |   |   |   |   |   |       |          |
| DOD A          | Detete A Biolet Housevel Comm.   | [IDX2]        | 66 xb ee ff             | 6                  |   |   |   |   |   |   |       |          |
| RORA<br>RORB   | Rotate A Right through Carry   | INH<br>INH    | 46<br>56                | 1                  |   |   |   |   |   |   |       |          |
| RTC            | Rotate B Right through Carry  (M <sub>(SP)</sub> ) ⇒ PPAGE; (SP) + 1 ⇒ SP;   | INH           | 0A                      | 6                  |   |   |   |   |   |   |       | $\vdash$ |
| RIC            | $(M_{(SP)}) \Rightarrow PFAGE, (SF) + 1 \Rightarrow SF,$<br>$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L;$   | IINITI        |                         |                    | _ | - | - | _ | _ | _ | _     | -        |
|                | $(SP) + 2 \Rightarrow SP$  |               |                         |                    |   |   |   |   |   |   |       |          |
| l              | Return from Call   |               |                         |                    |   |   |   |   |   |   |       |          |
| RTI            | $\begin{split} &(M_{(SP)})\Rightarrow CCR; (SP)+1\Rightarrow SP\\ &(M_{(SP)}:M_{(SP+1)})\Rightarrow B:A; (SP)+2\Rightarrow SP\\ &(M_{(SP)}:M_{(SP+1)})\Rightarrow X_H:X_L: (SP)+4\Rightarrow SP\\ &(M_{(SP)}:M_{(SP+1)})\Rightarrow PC_H:PC_L: (SP)-2\Rightarrow SP \end{split}$ | INH           | 0B                      | 8                  | Δ | 1 | Δ | Δ | Δ | Δ | Δ     | Δ        |
|                | $(M_{(SP)}:M_{(SP+1)}) \Rightarrow Y_H:Y_L;$<br>$(SP) + 4 \Rightarrow SP$  |               |                         |                    |   |   |   |   |   |   |       |          |
|                | Return from Interrupt  |               |                         |                    |   |   |   |   |   |   |       | _        |
| RTS            | $ \begin{aligned} &(M_{(SP)} : M_{(SP+1)}) \Rightarrow PC_{H} : PC_{L}; \\ &(SP) + 2 \Rightarrow SP \end{aligned} $  | INH           | 3D                      | 5                  | - | - | - | - | _ | - | -     | -        |
|                | Return from Subroutine   |               |                         |                    |   |   |   |   |   |   |       |          |
| SBA            | (A) − (B) ⇒ A<br>Subtract B from A   | INH           | 18 16                   | 2                  | - | - | - | - | Δ | Δ | Δ     | Δ        |



# ESCUELA DE INGENIERIA ELECTRICA UNIVERBIADO DE COSTA RICA

| Source<br>Form | Operation  | Addr.<br>Mode | Machine<br>Coding (hex) | ~* | s | X | н | I        | N | z | ٧ | С |
|----------------|--|---------------|-------------------------|----|---|---|---|----------|---|---|---|---|
| SBCA opr       | $(A) - (M) - C \Rightarrow A$                            | IMM           | 82 ii                   | 1  | - | - | - | -        | Δ | Δ | Δ | Δ |
|                | Subtract with Borrow from A                              | DIR           | 92 dd                   | 3  |   |   |   |          |   |   |   |   |
|                |  | EXT           | B2 hh II                | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX           | A2 xb                   | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX1          | A2 xb ff                | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX2          | A2 xb ee ff             | 4  |   |   |   |          |   |   |   |   |
|                |  | [D,IDX]       | A2 xb                   | 6  |   |   |   |          |   |   |   |   |
|                |  | [IDX2]        | A2 xb ee ff             | 6  |   |   |   |          |   |   |   |   |
| SBCB opr       | $(B) - (M) - C \Rightarrow B$                            | IMM           | C2 ii                   | 1  | _ | _ | _ | _        | Δ | Δ | Δ | Δ |
| •              | Subtract with Borrow from B                              | DIR           | D2 dd                   | 3  |   |   |   |          |   |   |   |   |
|                |  | EXT           | F2 hh II                | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX           | E2 xb                   | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX1          | E2 xb ff                | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX2          | E2 xb ee ff             | 4  |   |   |   |          |   |   |   |   |
|                |  | [D,IDX]       | E2 xb                   | 6  |   |   |   |          |   |   |   |   |
|                |  | [IDX2]        | E2 xb ee ff             | 6  |   |   |   |          |   |   |   |   |
| 050            | 1 . 0  |               |                         |    |   |   |   |          |   |   |   |   |
| SEC            | 1 ⇒ C  Translates to ORCC #\$01                          | IMM           | 14 01                   | 1  | _ | _ | _ | _        | _ | _ | _ | 1 |
| SEI            | 1 ⇒ I; (inhibit I interrupts)  *Translates to ORCC #\$10 | IMM           | 14 10                   | 1  | - | - | - | 1        | - | - | - | - |
| SEV            | 1 ⇒ V  | IMM           | 14 02                   | 1  | _ | _ | _ | _        | _ | _ | 1 | _ |
|                | Translates to ORCC #\$02                                 |               |                         |    |   |   |   |          |   |   |   |   |
| SEX r1, r2     | \$00:(r1) ⇒ r2 if r1, bit 7 is 0 or                      | INH           | B7 eb                   | 1  | _ |   | _ | <u> </u> | _ | _ | _ | _ |
| 02/(////2      | \$FF:(r1) $\Rightarrow$ r2 if r1, bit 7 is 1             |               |                         |    |   |   |   |          |   |   |   |   |
|                | Sign Extend 8-bit r1 to 16-bit r2                        |               |                         |    |   |   |   |          |   |   |   |   |
|                | r1 may be A, B, or CCR                                   |               |                         |    |   |   |   |          |   |   |   |   |
|                | r2 may be D, X, Y, or SP                                 |               |                         |    |   |   |   |          |   |   |   |   |
|                | 12 may 23 2, 11, 11, 51 51                               |               |                         |    |   |   |   |          |   |   |   |   |
|                | Alternate mnemonic for TFR r1, r2                        |               |                         |    |   |   |   |          |   |   |   |   |
| STAA opr       | (A) ⇒ M  | DIR           | 5A dd                   | 2  | _ | _ | _ | _        | Δ | Δ | 0 | _ |
| •              | Store Accumulator A to Memory                            | EXT           | 7A hh II                | 3  |   |   |   |          |   |   |   |   |
|                | 1  | IDX           | 6A xb                   | 2  |   |   |   |          |   |   |   |   |
|                |  | IDX1          | 6A xb ff                | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX2          | 6A xb ee ff             | 3  |   |   |   |          |   |   |   |   |
|                |  | [D,IDX]       | 6A xb                   | 5  |   |   |   |          |   |   |   |   |
|                |  | [IDX2]        | 6A xb ee ff             | 5  |   |   |   |          |   |   |   |   |
| STAB opr       | (B) ⇒ M  | DIR           | 5B dd                   | 2  | _ | - | _ | _        | Δ | Δ | 0 |   |
| STAB OPI       |  |               | 7B hh II                |    | - | - | - | -        | Δ | Δ | ١ | - |
|                | Store Accumulator B to Memory                            | EXT           |                         | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX           | 6B xb                   | 2  |   |   |   |          |   |   |   |   |
|                |  | IDX1          | 6B xb ff                | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX2          | 6B xb ee ff             | 3  |   |   |   |          |   |   |   |   |
|                |  | [D,IDX]       | 6B xb                   | 5  |   |   |   |          |   |   |   |   |
|                |  | [IDX2]        | 6B xb ee ff             | 5  |   |   |   |          |   |   |   | _ |
| STD opr        | $(A) \Rightarrow M, (B) \Rightarrow M+1$                 | DIR           | 5C dd                   | 2  | - | - | - | -        | Δ | Δ | 0 | - |
|                | Store Double Accumulator                                 | EXT           | 7C hh II                | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX           | 6C xb                   | 2  |   |   |   |          |   |   |   |   |
|                |  | IDX1          | 6C xb ff                | 3  |   |   |   |          |   |   |   |   |
|                |  | IDX2          | 6C xb ee ff             | 3  |   |   |   |          |   |   |   |   |
|                |  | [D,IDX]       | 6C xb                   | 5  |   |   |   |          |   |   |   |   |
|                |  | [IDX2]        | 6C xb ee ff             | 5  |   |   |   | 1        |   |   |   |   |





| Source<br>Form | Operation  | Addr.<br>Mode  | Machine<br>Coding (hex)   | ~*                              | s | x | н | ı | N | z | v | С |
|----------------|--|--|---|---------------------------------|---|---|---|---|---|---|---|---|
| STOP           | $\begin{split} (SP) - 2 &\Rightarrow SP; \\ RTN_H : RTN_L &\Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 2 &\Rightarrow SP; \ (Y_H : Y_L) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 2 &\Rightarrow SP; \ (X_H : X_L) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 2 &\Rightarrow SP; \ (B : A) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 1 &\Rightarrow SP; \ (CCR) \Rightarrow M_{(SP)}; \\ STOP \ All \ Clocks \end{split}$ If S control bit = 1, the STOP instruction is disabled and acts like a two-cycle NOP.   Registers stacked to allow quicker recovery by interrupt. | INH  | 18 3E   | 9**<br>+5<br>or<br>+2**         | - | - | - | - | - | - | _ | - |
| STS opr        | (SP <sub>H</sub> :SP <sub>L</sub> ) ⇒ M:M+1<br>Store Stack Pointer   | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]                   | 5F dd 7F hh II 6F xb 6F xb ff 6F xb ee ff 6F xb 6F xb                         | 2<br>3<br>2<br>3<br>3<br>5      | - | - | - | - | Δ | Δ | 0 | - |
| STX opr        | $(X_H:X_L) \Rightarrow M:M+1$<br>Store Index Register X  | DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 5E dd<br>7E hh II<br>6E xb<br>6E xb ff<br>6E xb ee ff<br>6E xb<br>6E xb ee ff | 2<br>3<br>2<br>3<br>5<br>5      | - | - | - | _ | Δ | Δ | 0 | _ |
| STY opr        | (Y <sub>H</sub> :Y <sub>L</sub> ) ⇒ M:M+1<br>Store Index Register Y  | DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 5D dd 7D hh II 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb                         | 2<br>3<br>2<br>3<br>5<br>5      | _ | _ | _ | _ | Δ | Δ | 0 | _ |
| SUBA opr       | (A) – (M) ⇒ A Subtract Memory from Accumulator A   | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]               | 80 ii<br>90 dd<br>B0 hh II<br>A0 xb<br>A0 xb ff<br>A0 xb ee ff<br>A0 xb       | 1<br>3<br>3<br>3<br>4<br>6<br>6 | - | _ | _ | - | Δ | Δ | Δ | Δ |
| SUBB opr       | (B) − (M) ⇒ B Subtract Memory from Accumulator B   | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]               | C0 ii D0 dd F0 hh II E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb                   | 1<br>3<br>3<br>3<br>4<br>6<br>6 | - | - | - | _ | Δ | Δ | Δ | Δ |





| Source<br>Form    | Operation   | Addr.<br>Mode | Machine<br>Coding (hex) | ~* | s        | X | н | ı        | N | z | ٧ | С |
|-------------------|---|---------------|-------------------------|----|----------|---|---|----------|---|---|---|---|
| SUBD opr          | (D) − (M:M+1) ⇒ D   | IMM           | 83 jj kk                | 2  | -        | - | - | -        | Δ | Δ | Δ | Δ |
|                   | Subtract Memory from D (A:B)  | DIR           | 93 dd                   | 3  |          |   |   |          |   |   |   |   |
|                   |   | EXT           | B3 hh II                | 3  |          |   |   |          |   |   |   |   |
|                   |   | IDX           | A3 xb                   | 3  |          |   |   |          |   |   |   |   |
|                   |   | IDX1          | A3 xb ff                | 3  |          |   |   |          |   |   |   |   |
|                   |   | IDX2          | A3 xb ee ff             | 4  |          |   |   |          |   |   |   |   |
|                   |   | [D,IDX]       | A3 xb                   | 6  |          |   |   |          |   |   |   |   |
|                   |   | [IDX2]        | A3 xb ee ff             | 6  |          |   |   |          |   |   |   |   |
| SWI               | $(SP) - 2 \Rightarrow SP;$  | INH           | 3F                      | 9  | _        | _ | _ | 1        | _ | _ | _ | _ |
|                   | $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)};$                            |               |                         |    |          |   |   |          |   |   |   |   |
|                   | $(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$     |               |                         |    |          |   |   |          |   |   |   |   |
|                   | $(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$     |               |                         |    |          |   |   |          |   |   |   |   |
|                   | $(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)};$         |               |                         |    |          |   |   |          |   |   |   |   |
|                   | $(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$                     |               |                         |    |          |   |   |          |   |   |   |   |
|                   | 1 ⇒ I; (SWI ∨ector) ⇒ PC  |               |                         |    |          |   |   |          |   |   |   |   |
|                   |   |               |                         |    |          |   |   |          |   |   |   |   |
|                   | Software Interrupt  |               |                         |    |          |   |   |          |   |   |   |   |
| TAB               | (A) ⇒ B   | INH           | 18 0E                   | 2  | _        | _ | _ | _        | Δ | Δ | 0 | _ |
|                   | Transfer A to B   |               |                         |    |          |   |   |          |   |   |   |   |
| TAP               | (A) ⇒ CCR   | INH           | B7 02                   | 1  | Δ        | ↓ | Δ | Δ        | Δ | Δ | Δ | Δ |
|                   | Translates to TFR A , CCR   |               |                         |    |          |   |   |          |   |   |   |   |
| TBA               | (B) ⇒ A   | INH           | 18 0F                   | 2  | _        | _ | _ | _        | Δ | Δ | 0 | _ |
|                   | Transfer B to A   |               |                         |    |          |   |   |          |   |   |   |   |
| TBEQ cntr. rel    | If (cntr) = 0, then Branch;   | REL           | 04 lb rr                | 3  | _        | _ | _ | _        | _ | _ | _ | _ |
|                   | else Continue to next instruction   | (9-bit)       |                         |    |          |   |   |          |   |   |   |   |
|                   |   |               |                         |    |          |   |   |          |   |   |   |   |
|                   | Test Counter and Branch if Zero   |               |                         |    |          |   |   |          |   |   |   |   |
|                   | (cntr = A, B, D, X,Y, or SP)  |               |                         |    |          |   |   |          |   |   |   |   |
| TBL opr           | $(M) + [(B) \times ((M+1) - (M))] \Rightarrow A$                          | IDX           | 18 3D xb                | 8  | _        | _ | _ | <u> </u> | Δ | Δ | _ | ? |
| I BE Opi          | 8-Bit Table Lookup and Interpolate  | IDX           | 10 3D XB                |    | _        | _ | _ | _        |   | Δ | _ |   |
|                   | 0-Bit Table Lookap and Interpolate  |               |                         |    |          |   |   |          |   |   |   |   |
|                   | Initialize B, and index before TBL.                                       |               |                         |    |          |   |   |          |   |   |   |   |
|                   | <ea> points at first 8-bit table entry (M) and</ea>                       |               |                         |    |          |   |   |          |   |   |   |   |
|                   | B is fractional part of lookup value.                                     |               |                         |    |          |   |   |          |   |   |   |   |
|                   |   |               |                         |    |          |   |   |          |   |   |   |   |
|                   | (no indirect addressing modes allowed.)                                   |               |                         |    |          |   |   |          |   |   |   |   |
| TBNE cntr, rel    | If (cntr) not = 0, then Branch;   | REL           | 04 lb rr                | 3  | _        | _ | _ | _        | _ | _ | _ | _ |
|                   | else Continue to next instruction   | (9-bit)       |                         |    |          |   |   |          |   |   |   |   |
|                   |   |               |                         |    |          |   |   |          |   |   |   |   |
|                   | Test Counter and Branch if Not Zero                                       |               |                         |    |          |   |   |          |   |   |   |   |
|                   | (cntr = A, B, D, X,Y, or SP)  |               |                         |    |          |   |   |          |   |   |   |   |
| TFR <i>r1. r2</i> | $(r1) \Rightarrow r2 \text{ or}$  | INH           | B7 eb                   | 1  | <u> </u> | _ | _ | -        | _ | _ | _ | _ |
| 11 18 11, 12      | $(11) \Rightarrow 12 \text{ or}$<br>$\$00:(r1) \Rightarrow r2 \text{ or}$ | 11411         | 57 60                   | '  | or       | - | - | _        | _ | _ | _ | _ |
|                   | $(r1[7:0]) \Rightarrow r2$  |               |                         |    | Δ        | U | Δ | Δ        | Δ | Δ | Δ | Δ |
|                   | ((·[[·.0]) → 12   |               |                         |    | Δ        | * | 4 |          | 4 | 4 | 4 |   |
|                   | Transfer Register to Register   |               |                         |    |          |   |   |          |   |   |   |   |
|                   | r1 and r2 may be A, B, CCR, D, X, Y, or SP                                |               |                         |    |          |   |   |          |   |   |   |   |
| TDA               |   | 18.11         | D7 00                   |    |          |   |   |          |   |   |   |   |
| TPA               | (CCR) ⇒ A   | INH           | B7 20                   | 1  | -        | - | - | -        | - | - | _ | - |
|                   | Translates to TFR CCR , A   |               |                         |    |          |   |   |          |   |   |   |   |





| Source<br>Form | Operation   | Addr.<br>Mode                                   | Machine<br>Coding (hex)                                  | ~*                    | s              | x | н | ı | N | z | v | С |
|----------------|---|---|--|-----------------------|----------------|---|---|---|---|---|---|---|
| TRAP           | $\begin{split} (SP) - 2 &\Rightarrow SP; \\ RTN_H : RTN_L &\Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 2 &\Rightarrow SP; (Y_H : Y_L) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 2 &\Rightarrow SP; (X_H : X_L) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 2 &\Rightarrow SP; (B : A) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 2 &\Rightarrow SP; (B : A) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ (SP) - 1 &\Rightarrow SP; (CCR) \Rightarrow M_{(SP)} \\ 1 &\Rightarrow I; (TRAP \; Vector) \Rightarrow PC \end{split}$ | INH   | 18 tn<br>tn = \$30-\$39<br>or<br>\$40-\$FF               | 10                    | _              | _ | _ | 1 | - | _ | - | _ |
|                | Unimplemented opcode trap   |   |  |                       |                |   |   |   |   |   |   |   |
| TST opr        | (M) – 0 Test Memory for Zero or Minus  (A) – 0 Test A for Zero or Minus   | IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2]<br>INH | F7 hh II E7 xb E7 xb ff E7 xb ee ff E7 xb E7 xb ee ff 97 | 3<br>3<br>4<br>6<br>6 | _              | _ | _ | _ | Δ | Δ | 0 | 0 |
| TSTB           | (B) - 0 Test B for Zero or Minus  | INH   | D7   | 1                     |                |   |   |   |   |   |   |   |
| TSX            | $(SP) \Rightarrow X$ Translates to TFR SP,X   | INH   | B7 75  | 1                     | -              | _ | _ | - | _ | - | - | _ |
| TSY            | (SP) ⇒ Y  **Translates to TFR SP,Y**  | INH   | B7 76  | 1                     | -              | - | - | - | - | - | - | - |
| TXS            | (X) ⇒ SP<br>Translates to TFR X,SP  | INH   | B7 57  | 1                     | -              | - | - | - | - | - | - | - |
| TYS            | (Y) ⇒ SP<br>Translates to TFR Y,SP  | INH   | B7 67  | 1                     | -              | - | - | - | - | - | - | - |
| WAI            | $\begin{split} &(SP) - 2 \Rightarrow SP; \\ &RTN_H : RTN_L \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ &(SP) - 2 \Rightarrow SP; \; (Y_H : Y_L) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ &(SP) - 2 \Rightarrow SP; \; (X_H : X_L) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ &(SP) - 2 \Rightarrow SP; \; (B : A) \Rightarrow M_{(SP)} : M_{(SP+1)}; \\ &(SP) - 1 \Rightarrow SP; \; (CCR) \Rightarrow M_{(SP)}; \\ &WAIT \; \text{for interrupt} \end{split}$  | INH   | 3E   | 8** (in) + 5 (int)    | or<br>or<br>or | 1 | - | 1 | - | - | - | _ |
| WAV            | $\sum_{i=1}^{B} S_i F_i \Rightarrow Y:D$ $\sum_{i=1}^{B} F_i \Rightarrow X$ Calculate Sum of Products and Sum of Weights for Weighted Average Calculation Initialize B, X, and Y before WAV. B specifies number of elements. X points at first element in $S_i$ list. Y points at first element in $F_i$ list.  All $S_i$ and $F_i$ elements are 8-bits.  If interrupted, six extra bytes of stack used for intermediate values   | Special   | 18 3C  | 8**<br>per<br>lable   | -              | - | ? | - | ? | Δ | ? | ? |





#### Departamento de Automática SET DE INSTRUCCIONES HC12 IE-623 MICROPROCESADORES

| Source<br>Form         | Operation   | Addr.<br>Mode | Machine<br>Coding (hex) | ~* | s | X | н | ı | N | z | ٧ | С |
|------------------------|---|---------------|-------------------------|----|---|---|---|---|---|---|---|---|
| wavr                   | see WAV   | Special       | 3C                      | ** | - | - | ? | - | ? | Δ | ? | ? |
| pseudo-<br>instruction | Resume executing an interrupted WAV instruction (recover intermediate results from stack rather than initializing them to zero) |               |                         |    |   |   |   |   |   |   |   |   |
| XGDX                   | $(D) \Leftrightarrow (X)$ Translates to EXG D, X  | INH           | B7 C5                   | 1  | - | - | - | - | - | - | - | - |
| XGDY                   | (D) ⇔ (Y)  Translates to EXG D, Y   | INH           | B7 C6                   | 1  | - | - | - | - | - | - | - | - |

#### NOTES:

<sup>\*</sup>Each cycle (~) is typically 125 ns for an 8-MHz bus (16-MHz oscillator).

<sup>\*\*</sup>Refer to detailed instruction descriptions for additional information.