

Setup

- A: Download the docker image
 - Please follow the handout or our website
 - <https://ericlyun.me/tutorial-asplos2025>
- B: Login our server
 - First, you need a SSH key
 - check if your SSH directory exists
 - win: C:\Users\<username>/.ssh
 - linux: \$HOME/.ssh
 - mac: /Users/<username>/.ssh
 - if not exists, you need to create one
 - [reference link](#)



```
# Windows, open PowerShell  
powershell -command "ssh-keygen -t ed25519 -C <email>"  
# Linux, open terminal  
ssh-keygen -t ed25519 -C <email>  
# Mac, open terminal  
ssh-keygen -t ed25519 -C <email>
```

SSH public key can be found in <SSH>/id_ed25519.pub

Setup

- A: Download the docker image
 - Please follow the handout or our website
 - <https://ericlyun.me/tutorial-asplos2025>

- B: Login our server
 - www.ahs.ericlyun.me
 - Click SSH Login
 - Enter your name and ssh key
 - Follow the output to connect




Setup

- A: Download the docker image
 - Please follow the handout or our website
 - <https://ericlyun.me/tutorial-asplos2025>

Please use the following command:
ssh root@ahs.ericlyun.me -p 11601

- B: Login our server
 - You can use PowerShell/terminal
 - Or, you can use VSCode
 - Ctrl-Shift-P / ⌘P, type Remote: Show Remote Menu
 - select SSH to install the extension
 - Ctrl-Shift-P / ⌘P, type Remote-SSH: Add New SSH Host
 - paste “ssh [root@ahs.ericlyun.me](https://ahs.ericlyun.me) -p xxxxx”
 - Ctrl-Shift-P / ⌘P, type Remote-SSH: Connect to Host
 - Ctrl-K + Ctrl-O, open /root/repos folder (optional: download fast copy 20 extension,)




RTL Simulator with Cross-Cycle Optimization

Presenter: Youwei Xiao

Author: Kexing Zhou

Khronos: RTL Simulator with Cross-Cycle Optimization



Outline

- Compilation workflow of Khronos
 - Input Preparation
 - Header and Code Generation
 - Testbench Preparation
 - Compile and Linking
- Intermediate Representation of Khronos
 - Flattening, Fusing, Lowering, Queuing
- Real Application Evaluation

Outline


- Compilation workflow of Khronos
 - Input Preparation
 - Header and Code Generation
 - Testbench Preparation
 - Compile and Linking
- Intermediate Representation of Khronos
 - Flattening, Fusing, Lowering, Queuing
- Real Application Evaluation

Compilation Flow of Khronos

- Khronos is based on MLIR & CIRCT
1. firtool: Translate input to CIRCT IR
 2. ksim:
 - Translate hw logic to llvmir
 - Generate header file for testbench
 3. llc: compile llvmir to linkable object
 4. clang++: compile and link testbench

Command Cheet Sheet

```
(1) firtool-ksim --ir-hw $1.fir -o $1.mlir  
(2) ksim $1.mlir -v -o $1.ll --out-header=$1.h  
(3) llc-ksim -O2 -filetype=obj $1.ll -o $1.o  
(4) clang++ -O2 $1.o $1.cpp -o $1
```



Khronos Flow: Prepare Input

```
circuit SimpleFIR:  
  module SimpleFIR:  
    input clock: Clock  
    input reset: UInt<1>  
    input in: SInt<16>  
    output sum: SInt<16>  
  
    reg r1: SInt<16>, clock  
    reg r2: SInt<16>, clock  
    reg r3: SInt<16>, clock  
    r1 <= in  
    r2 <= r1  
    r3 <= r2  
  
    sum <= add(add(in, r1), add(r2, r3))
```

simplefir.fir

Download fir file from our website (or copy and paste it)

```
wget https://ericlyun.me/tutorial-asplos2025/rsrc/khronos/simplefir.fir \  
      -O simplefir.fir
```

Top modules names the same as circuit

Basic type, `UInt` and `SInt`

Use `<=` to connect signals

Translate it to CIRCT IR

```
firtool-ksim simplefir.fir -ir-hw \  
      -o simplefir.mlir
```

module => `hw.module`

registers => `seq.firreg`

comb logics => `comb.xxx`

```
module {  
  ....  
  hw.module @SimpleFIR(  
    %clock: i1,  
    %reset: i1, %in: i16) -> (sum: i16) {  
    %r1 = seq.firreg %in clock %clock {...} : i16  
    %r2 = seq.firreg %r1 clock %clock {...} : i16  
    %r3 = seq.firreg %r2 clock %clock {...} : i16  
    %0 = comb.add %in, %r1, %r2, %r3 : i16  
    hw.output %0 : i16  
  }  
}
```

simplefir.mlir

Khronos Flow: Generate Header and IR

```
module {  
    .....  
    hw.module @SimpleFIR(  
        %clock: i1,  
        %reset: i1, %in: i16) -> (sum: i16) {  
        %r1 = seq.firreg %in clock %clock {...} : i16  
        %r2 = seq.firreg %r1 clock %clock {...} : i16  
        %r3 = seq.firreg %r2 clock %clock {...} : i16  
        %0 = comb.add %in, %r1, %r2, %r3 : i16  
        hw.output %0 : i16  
    }  
}
```

```
...  
define void @SimpleFIR() {  
    %1 = load i16, ptr @in, align 2  
    %2 = load i16, ptr @in_0, align 2  
    store i16 %1, ptr @in_0, align 2  
    %3 = load i16, ptr @queue, align 2  
    store i16 %2, ptr @queue, align 2  
    %4 = load i16, ptr @queue_0, align 2  
    store i16 %3, ptr @queue_0, align 2  
    %5 = add i16 %1, %2  
    %6 = add i16 %5, %3  
    %7 = add i16 %6, %4  
    store i16 %7, ptr @sum, align 2  
    ret void  
}
```

Compile the file using Khronos

```
ksim simplefir.mlir \  
    --out-header=simplefir.h \  
    -o simplefir.ll
```

.ll file contains the logic of simulator

.h file contains IO signals

- `clock` is removed in IO signals
- call the eval function to advance 1 cycle

```
#pragma once  
...  
__attribute__((weak)) /* input */ uint8_t reset; // i1  
__attribute__((weak)) /* input */ uint16_t in; // i16  
__attribute__((weak)) /* output */ uint16_t sum; // i16  
  
void SimpleFIR();  
#define eval SimpleFIR  
#define SimpleFIR_output_ahead 0  
#define SimpleFIR_reset_ahead 0
```

Khronos Flow: Prepare Testbench

Khronos can generate a skeleton testbench

```
ksim simplefir.mlir \
--out-driver=simplefir.cpp \
-o simplefir.ll
```

```
int main(int argc, char ** argv) {      simplefir.cpp
    int cnt = atoi(argv[1]);
    reset = 1;
    for(auto i = SimpleFIR_reset_ahead; i >= 0; i--) {
        SimpleFIR();
        reset = 0;
    }
    auto start = system_clock::now();
    for(auto i = 0; i < cnt; i++) {
        SimpleFIR();
    }
    auto stop = system_clock::now();
    // ...
    return 0;
}
```

Add custom peek/poke statements in the testbench

Set in port `in` to the cycle number

Print the IO signal of the circuit

```
int main(int argc, char ** argv) {      simplefir.cpp
    int cnt = atoi(argv[1]);
    reset = 1;
    for(auto i = SimpleFIR_reset_ahead; i >= 0; i--) {
        SimpleFIR();
        reset = 0;
    }
    auto start = system_clock::now();
    for(auto i = 0; i < cnt; i++) {
        in = i;
        SimpleFIR();
        printf("cycle=%d in=%d sum=%d\n", i, in, sum);
    }
    auto stop = system_clock::now();
    // ...
    return 0;
}
```



Khronos Flow: Compile, Link and Run

Use llc (llvmir compiler) to compile the generated code

```
llc-ksim --filetype=obj \
    simplefir.ll -o simplefir.o
```

Use clang++ to compile testbench and link exe file

```
clang++ simplefir.cpp simplefir.o -o simplefir
```

Run the simulator

```
./simplefir 10
```

```
> ./simplefir 10
cycle=0 in=0 sum=0
cycle=1 in=1 sum=1
cycle=2 in=2 sum=3
cycle=3 in=3 sum=6
cycle=4 in=4 sum=10
cycle=5 in=5 sum=14
cycle=6 in=6 sum=18
cycle=7 in=7 sum=22
cycle=8 in=8 sum=26
cycle=9 in=9 sum=30
112
```



(This is elapsed time)

Outline


- Compilation workflow of Khronos
 - Input Preparation
 - Header and Code Generation
 - Testbench Preparation
 - Compile and Linking
- Intermediate Representations in Khronos
 - Flattening, Fusing, Lowering, Queuing
- Real Application Evaluation

Intermediate Representation of Khronos

- Khronos has many internal IR
 - flattened: flatten modules to build graph
 - fused: fuse registers
 - low: register => queue

`ksim --help`

| | |
|----------------------------------|-------------------------|
| <code>--out=<value></code> | - Output file type |
| <code>=core</code> | - Default circt core IR |
| <code>=flattened</code> | - Ksim high level ir |
| <code>=fused</code> | - Ksim fused ir |
| <code>=low</code> | - KSim low level ir |
| <code>=llvm</code> | - LLVM dialect |
| <code>=llvmir</code> | - LLVM IR |



Phase 1: Flatten

```
circuit Tree:          tree.fir
  module Tree:
    input clock: Clock
    input reset: UInt<1>
    input in: SInt<16>[4]
    output sum: SInt<16>

    reg r0: SInt<16>, clock
    reg r1: SInt<16>, clock
    reg r2: SInt<16>, clock
    r0 <= add(in[0], in[1])
    r1 <= add(in[2], in[3])
    r2 <= add(r0, r1)
    sum <= r2
```

Only one module,
flattened IR is identical to mlir

Download fir file from our website (or copy and paste it)

```
wget https://ericlyun.me/tutorial-asplos2025/rsrc/khronos/tree.fir \
-o tree.fir
```

Translate it to mlir

```
firtool-ksim tree.fir -ir-hw -o tree.mlir
```

Show ksim IR: `ksim tree.mlir -out=flattened -o tree.flattened.mlir`



```
module {                                     tree.flattened.mlir
  hw.module @Tree(%clock: i1, %reset: i1,
                  %in_0: i16, %in_1: i16,
                  %in_2: i16, %in_3: i16) -> (sum: i16) {
    %r0 = seq.firreg %0 clock %clock {...} : i16
    %r1 = seq.firreg %1 clock %clock {...} : i16
    %r2 = seq.firreg %2 clock %clock {...} : i16
    %0 = comb.add %in_0, %in_1 : i16
    %1 = comb.add %in_2, %in_3 : i16
    %2 = comb.add %r0, %r1 : i16
    hw.output %r2 : i16
  }
}
```

Phase 2: Fusing

Run state fusion algorithm in Khronos

```
ksim tree.flattened.mlir \
    -in=flattened -out=fused \
    -o tree.fused.mlir
```

After state fusion

- “ksim.delay” attribute is attached to each register
- if delay = 0, it is fused, and will be remove later
- “output_ahead” captures how many cycles output advanced

```
module {                                         tree.flattened.mlir
  hw.module @Tree(%clock: i1, %reset: i1,
    %in_0: i16, %in_1: i16,
    %in_2: i16, %in_3: i16) -> (sum: i16) {

    %r0 = seq.firreg %0 clock %clock {...} : i16
    %r1 = seq.firreg %1 clock %clock {...} : i16
    %r2 = seq.firreg %2 clock %clock {...} : i16
    %0 = comb.add %in_0, %in_1 : i16
    %1 = comb.add %in_2, %in_3 : i16
    %2 = comb.add %r0, %r1 : i16
    hw.output %r2 : i16
}
```



```
module {                                         tree.fused.mlir
  hw.module @Tree(%clock: i1, %reset: i1,
    %in_0: i16, %in_1: i16,
    %in_2: i16, %in_3: i16) -> (sum: i16) attributes {
    ksim.output_ahead = 2 : i64
  } {
    %r0 = seq.firreg %0 clock %clock {ksim.delay=0:i64} : i16
    %r1 = seq.firreg %1 clock %clock {ksim.delay=0:i64} : i16
    %r2 = seq.firreg %2 clock %clock {ksim.delay=0:i64} : i16
    %0 = comb.add %in_0, %in_1 : i16
    %1 = comb.add %in_2, %in_3 : i16
    %2 = comb.add %r0, %r1 : i16
    hw.output %r2 : i16
}
```

Phase 3: Lowering

Lower the fused IR to low level queue IR

```
ksim tree.fused.mlir \
  -in=fused -out=low \
  -o tree.low.mlir
```

IO, registers are converted to queue

Register R/W ops are converted to
'get_queue', 'push_queue' ops

```
module {
  ksim.low.def_queue @clock depth 1 : i1 delay [0]
  ksim.low.def_queue @reset depth 1 : i1 delay [0]
  ksim.low.def_queue @in_0 depth 1 : i16 delay [0]
  ksim.low.def_queue @in_1 depth 1 : i16 delay [0]
  ksim.low.def_queue @in_2 depth 1 : i16 delay [0]
  ksim.low.def_queue @in_3 depth 1 : i16 delay [0]
  ksim.low.def_queue @sum depth 1 : i16 delay [0]
  func.func @Tree() attributes {ksim.output_ahead = 2 : i64} {
    %0 = ksim.low.get_queue @in_0[0] : i16
    %1 = ksim.low.get_queue @in_1[0] : i16
    %2 = ksim.low.get_queue @in_2[0] : i16
    %3 = ksim.low.get_queue @in_3[0] : i16
    %4 = comb.add %0, %1, %2, %3 : i16
    ksim.low.push_queue @sum %4 : i16
    return
  }
}
```

tree.low.mlir

Outline

- Compilation workflow of Khronos
 - Input Preparation
 - Header and Code Generation
 - Testbench Preparation
 - Compile and Linking
- Intermediate Representation of Khronos
 - Flattening, Fusing, Lowering, Queuing
- Real Application Evaluation

Real Application Evaluation

- We run khronos on real world design, Gemmini
 - A full run is time consuming, we only run khronos on its core PE array

Download the design and testbench file from our website

```
wget https://ericlyun.me/tutorial-asplos2025/rsrc/khronos/Mesh6x6.fir \
      -O Mesh6x6.fir
wget https://ericlyun.me/tutorial-asplos2025/rsrc/khronos/Mesh6x6.tb.cpp \
      -O Mesh6x6.tb.cpp
```

Compile it using khronos

```
firtool-ksim Mesh6x6.fir --ir-hw -o Mesh6x6.mlir
ksim Mesh6x6.mlir \
      --out-header=Mesh6x6.h \
      --out-driver=Mesh6x6.cpp \
      -o Mesh6x6.ll
llc-ksim -O2 \
      --relocation-model=dynamic-no-pic \
      --filetype=obj \
      Mesh6x6.ll -o Mesh6x6.ksim.o
clang++ -O2 Mesh6x6.cpp Mesh6x6.ksim.o -o Mesh6x6
```


Compile it using verilator

```
firtool-ksim Mesh6x6.fir -o Mesh6x6.v
verilator --cc --exe --build \
      Mesh6x6.v Mesh6x6.tb.cpp
```

The compilation is a little slow

Real Application Evaluation

- The testbench will print elapsed time, run each tb and compare the result
- Result varies on your platform



HDL and Framework for Chip Design

Presenter: Youwei Xiao

Author: Youwei Xiao, Zizhang Luo

Cement: Evolved HDL and Framework for Chip Design



Traditional HDL
tedious hardware code



Embedded HDL (eHDL)
design hardware in advanced
programming language (Scala, Python)


Cement
(cmt2!)

keep evolving...

bluespec



High-level HDL: describe hardware as rules



Cement (cmt1)
published at FPGA'24

Youwei Xiao, Zizhang Luo, Kexing Zhou, and Yun Liang. 2024. Cement: Streamlining FPGA Hardware Design with Cycle-Deterministic eHDL and Synthesis. FPGA '24. <https://doi.org/10.1145/3626202.3637561>

Today, we introduce cmt2!

as the successor of ...

Cement (cmt1)

published at FPGA'24

cmt2!


Rust-embedded HDL

rule-based design

software-like control description

We choose Rust, because...

Rust has been the **top admired** programming language for
7 consecutive years



**Rust is
admired
by 82.2%!**

In our own experience, it's powerful, efficient, user-friendly

In Rust, cmt2 project looks like...

```
cmt2/
  └── .cargo/config.toml
  └── crates/
    └── cmtrs/
    └── cmtrs_macros/
    └── cmtir/
    └── cmtc/
    └── kir/
  └── rust-toolchain.toml
  └── Cargo.toml
```


```
terminal icon cd $REPOS/cmt2 && ls -a
```

- include necessary build flags

Here, 5 library *crates* forms the **cmt2 package**

- specify rust version

- specify package information and dependencies



Hello Rust World!

⌨ touch

```
$REPOS/cmt2/crates/cmtc/examples/hello.rs
```

```
// This is the main function.  
fn main() {  
    // Print text to the console.  
    println!("Hello World!");  
}
```

create hello.rs file ↑

click [run] above fn main, or ...

under directory \$REPOS/cmts



cargo run --example hello

Cargo is Rust's build system and package manager. It's easy-to-use!
More user-friendly than sbt for Scala/Chisel!

Hello cmt2!

at the top of `hello.rs`

```
1 use cmtc::ehdl::*;
2 use cmtrs::*;

4 itfc_declare! {
5     param T;
6     struct A2B {
7         a: input param T,
8         b: output param T,
9     }
10    method run(a) → (b);
11 }
```

`use` clauses import cmt2's eHDL and compiler features

`itfc_declare!` is a *macro*

macro in Rust transforms code at the token-level

If curious, feel free to run (if have internet connection):

- ⌨ `cargo install cargo-expand`
- ⌨ `cd $REPOS/cmt2/crates/cmtc`
- ⌨ `cargo expand --example hello`

to see the transformed code!

Hello cmt2!

at the top of `hello.rs`

```
1 use cmtc::ehdl::*;
2 use cmtrs::*;

4 itfc_declare! {
5     param T;
6     struct A2B {
7         a: input param T,
8         b: output param T,
9     }
10    method run(a) → (b);
11 }
```



macro is an advanced feature in Rust!

Please leave cmt2 developers to suffer 😂
and... just use them! 😊

The left code creates ...

- A module interface named A2B;
- It has one input port a, one output port b, both of which have type T.
- It exposes a method `run` for external world to invoke!




cmt2 is rule-based HDL

```
1 use cmtc::ehdl::*;
2 use cmtrs::*;
3
4 itfc_declare! {
5     param T;
6     struct A2B {
7         a: input param T,
8         b: output param T,
9     }
10    method run(a) → (b);
11 }
```



at the top of hello.rs



cmt2!

rule-based design

Hardware logic is organized as **rules** – the execution unit!

Don't be afraid! 😊

Just consider one rule as a group of operations that execute together

In cmt2, we have two types of rules: *method* rules and *always* rules:

- *method* rule need to be invoked (Bluespec method)
- *always* rule runs actively (Bluespec rule)


cmt2 is rule-based HDL

```
12
13 #[module]           ←
14 fn add1() → A2B {
15   let t = Type::UInt(4);
16   let io = io! { T: &t };
17   let run = method!(
18     (io.a) → (io.b) {
19       ret!(io.a + 1.lit(&t))
20     }
21   );
22 }
23
```

following itfc_declare!

fn starts a function!

The `#[module]` *macro* transforms the function `add1` to create a module of the interface `A2B`



Now, types are given, rules are filled -- Module is completely described!

cmt2 generates SystemVerilog

```
23
24 fn main() → anyhow::Result<()>
25   {
26     elaborate(add1(),
27       sv_config("add1.sv"))?;
28     Ok(())
29 }
```



following fn add1

The new main function to call elaborate
for the add1 module

click [run] above fn main, or ...

```
█ cargo run --example hello
█ cat add1.sv
```

Show features by examples

as the successor of ...

Cement (cmt1)


published at FPGA'24

cmt2!

Rust-embedded HDL

rule-based design


software-like control description



Finite Impulse Response

cmt2!

Rust-embedded HDL



Type Parameter

An input port
named “in_”
of type T

A method to
input data
A method to
output data

```
1 itfc_declare!(<br/>2     param T;           Name of Interface<br/>3     pub struct FIR {<br/>4         #[name("in_")] rename<br/>5         in_: input param T,<br/>6         out: output param T,<br/>7     };<br/>8     method input(in_);<br/>9     method output () ->(out);<br/>10 );
```

./crates/cmtc/examples/fir.rs line 7-16

FIR Example1: fixed length

```
1 #[module] Parameters: type & coefficients
2 fn fir_3(t: &Type, a0: i32, a1: i32, a2: i32)
3 → FIR { Return a module with interface type FIR
4   let io = io! {T: t};
5   io! macro provides parameters and gets an io struct
6   let mut reg0 = instance!(reg(t)); instantiate a
7   let mut reg1 = instance!(reg(t)); Reg as
8   let mut reg2 = instance!(reg(t)); submodule
9
10  let input = method!() implement a method
11    (io.in_) { input of the method called “input”
12      reg0 %= io.in_;
13    } things to do after the method is invoked
14  ); reg %= xx is a syntax sugar for reg.write(xx)
15
```

./crates/cmtc/examples/fir.rs line 18-46

rule-based design

FIR Example1: fixed length

```
16 let shift = always!{ implement an always
17     () {
18         reg2 %= &reg1;
19         reg1 %= &reg0;
20     }
21 };
22                                     implement the output method
23 let output = method!{
24     () -> (io.out) {
25         ret!(
26             &reg0 * a0.lit(t) +
27             &reg1 * a1.lit(t) +
28             &reg2 * a2.lit(t)) calculate FIR
29     }
30 };
31 }                                     convert software value a2
                                         into hardware literal of type t
```

./crates/cmtc/examples/fir.rs line 18-46

FIR Example2: arbitrary length

```
1 #[module]      An array of coefficients
2 fn gen_fir(t: &Type, a: &[i32]) → FIR {
3     let io = io! {T: t};           Still returns FIR
4
5     let n = a.len();
6     let regs: Vec<Reg> =
7         (0..n)
8         .map(|_| instance!(reg(t)))
9         .collect();
10
11    let input = method!(
12        (io.in_) {
13            regs[0].write(io.in_);   Input to the
14        }
15    );
16
```

Instantiate
a vector of
Regs

Input to the
first reg

Rust-embedded HDL

./crates/cmtc/examples/fir.rs
line 48-78

FIR Example2: arbitrary length

```
17 let shift = always!(
18     () {
19         for i in 1..n {
20             regs[i].write(&regs[i-1]);
21         }
22     }           Generate n-1 shifts with a
23 );           software for expression
24
25 let output = method!(
26     () → (io.out) {
27         ret!(
28             regs.iter().zip(a)
29             .map(|(r, a)| r * a.lit(t))
30             .reduce(|x, y| x+y )
31             .unwrap()
32         )
33     }           Make a multiply accumulate
34 );           expression with functional
35 }           programming
```


./crates/cmtc/examples/fir.rs
line 48-78

Explanation on the last expression

For audiences that are not familiar with functional programming

```
25 let output = method!(
26     () -> (io.out) {
27         ret!(
28             regs.iter().zip(a)
29             .map(|(r, a)| r * a.lit(t))
30             .reduce(|x, y| x+y )
31             .unwrap()
32         )
33     }
34 );
```

Rust-embedded HDL



FIR Example3: adder tree

```
1  let output = method!(<collect>
2      () → (io.out) { multiply
3          let muls: Vec<Var> = results
4              regs.iter(). collect
5                  zip(a). multiply
6                      map(|(r, a)| r * a.lit(t))
7                          .collect();
8                      ret!(<generate>
9                          adder_tree(t, &muls)
10                     )
11                 ) generate an adder tree
12             )
13         }
14     );
```

a gen_fn generates hardware

```
1 #[gen_fn]
2 fn adder_tree(t: &Type, inputs: &[Var]) → Var {
3     if inputs.len() == 1 { The returned sum
4         generate!(reg_pipe(t, inputs[0].clone()))
5     } else if inputs.len() == 2 { generate one pipeline reg
6         generate!(reg_pipe(t, &inputs[0] + &inputs[1]))
7     } else { generate one pipeline reg
8         let mid = inputs.len() / 2; for the sum
9         let a = generate!(adder_tree(t, &inputs[..mid]));
10        let b = generate!(adder_tree(t, &inputs[mid..]));
11        generate!(reg_pipe(t, a + b)) recursive to calculate
12    } generate one pipeline reg
13 } for the sum
```

./crates/cmtc/examples/fir.rs
line 83-123

FIR Example: Testbench preparation

```
1 itfc_declare!()
2   struct TB {}
3 );
4
5 #[module]           the interface for the testbench
6 fn make_tb(t: &Type, dut: FIR) → TB {
7   io! {};
8   anno!("is_tb": "true"); tell the compiler this is a TB
9
10  let dut = instance!(dut);    a cycle counter for simulation
11  let mut cycle = instance!(Integer::new());      instantiate DUT
12
13  let mut rng = rand::thread_rng();    a rust random generator
14
```

./crates/cmtc/examples/fir.rs
line 132-174

FIR Example: Testbench inputs

```
15  for i in 0..10 { make 10 inputs
16    let input = named_always!(make 10 always
17      format!("input{i}"));
18      [cycle.eq(int(i))] rule guard
19    () {
20      let val: i8 = rng.gen(); generate an input,
21      dut.input(val.lit(t)); call method
22      sim_print!("input: ", int(val));
23    }
24  );
25 }
```

print the input

./crates/cmtc/examples/fir.rs
line 132-174

FIR Example: Testbench inputs

```
32 let prints = always!(
33     [cycle.lt(int(20))] rule guard
34     () { sim_print!("cycle: ", cycle,
35                     " output: ", dut.output()) }
36 );           print during simulation      call method
37
38 let exit = always!(
39     [cycle.ge(int(20))]
40     () {
41         sim_exit!();
42     }
43 );           finish simulation
44                                         at cycle 20
45 let tick = always!(
46     () { cycle %= &cycle + int(1); }
47 );           increase
48                                         cycle
49                                         counter
```

./crates/cmtc/e
xamples/fir.rs
line 132-174

FIR Example: Elaboration & Simulation

```
main function of Rust
1 fn main() -> anyhow::Result<()> {
2     let t = Type::SInt(16); Type: 16-bit signed int
3
4     // Generate SVs
5     let fir3 = fir_3(&t, 1, -1, 3); Generate a FIR
6                                     (first example)
7     elaborate(fir3, sv_config("fir3.sv"))?;
8
9     // Testbenches
10    let fir3 = fir_3(&t, 1, -1, 3); Generate a TB
11    let tb1 = make_tb(&t, fir3); (FIR is regenerated here)
12    elaborate(tb1, ksim_config("./tb/fir_tb1_ksim"))?;
13
14 } Elaborate to generate Kchronos
      simulation environment
```

./crates/cmtc/examples/fir.rs line 176-204


```
cd $REPOS/cmt2
cargo run --example fir run Rust
cd ./tb/fir_tb1_ksim run Kchronos
make all
./FIR_S6 run the simulation program
```

```
input: 71
cycle: 0 output: 0
input: 57
cycle: 1 output: 71
input: 36
cycle: 2 output: 65522
input: 18
cycle: 3 output: 192
input: 77
cycle: 4 output: 153
input: 28
cycle: 5 output: 167
input: 62
```

Possible Outputs

General Matrix Multiplication

cmt2!




software-like control description

```
1 itfc_declare!()
2   param DT;    data type
3   param AT;    address type
4   struct GEMM {                                     memory as nested interface
5     amem : itfc Mem1r1w2d{DT: param AT, AT: param AT},
6     bmem : itfc Mem1r1w2d{DT: param DT, AT: param AT},
7     cmem : itfc Mem1r1w2d{DT: param DT, AT: param AT},
8     finish: output Type::UInt(1),
9   };
10  method start();                                    simple methods to
11  method finish() -> (finish);                    start computation and
12 );                                                 report finish
13
```

./crates/cmtc/examples/gemm.rs
line 25-36

GeMM Example: Software

```
1 for (int i=0;i<n;++i) {  
2     for (int j=0;j<n;++j) {  
3         int acc = 0;  
4         for (int k=0;k<n;++k){  
5             acc += a[i][k] * b[k][j];  
6         }  
7         C[i][j] = acc;  
8     }  
9 }
```



GeMM in C using three for-loops

GeMM Example: Preparation

```
1 #[module]
2 fn gemm(n: usize, dt: &Type) → GEMM {
3     let aw = (n * n).ilog2(); calculate the address type
4     let at = Type::UInt(aw);
5
6     let io = io! { provide the memory
7         DT: dt, AT: &at, instances to the interface
8         amem: mem1r1w2d(dt, &at, n, n),
9         bmem: mem1r1w2d(dt, &at, n, n),
10        cmem: mem1r1w2d(dt, &at, n, n),
11    };
12    anno!("synthesis": "true");
13
14    let mut i = instance!(reg(&at)); some register
15    let mut j = instance!(reg(&at)); for loops
16
17    let mac = instance!(mac(dt)); one MAC unit
18    let mut acc = instance!(reg(dt)); one accumulator
19
20    let mut finish_wire = instance!(wire(&Type::UInt(1)));
```

./crates/cmtc/examples/gemm.rs
line 38-97

GeMM Example: FSM

```
1 let start = method!(<br/>2     fsm;  keyword<br/>3     () { ... }<br/>4 );
```

*software-like control
description*

i= 0 to n-1



init: i=0
i<n i=0 => 0< n
update: i=i+1
i<n i=i+1 => i< n-1

```
1 for_!(( a for loop<br/>2     i %= 0.lit(&at);           // init<br/>3     0.lit(&at).lt(n.lit(&at)); // init_cond<br/>4     i %= &i + 1.lit(&at);    // update<br/>5     i.lt((n-1).lit(&at))   // update_cond<br/>6 ) {<br/>7     ...<br/>8 }
```

j= 0 to n-1

```
1 for_!((<br/>2     j %= 0.lit(&at);           // init<br/>3     0.lit(&at).lt(n.lit(&at)); // init_cond<br/>4     j %= &j + 1.lit(&at);    // update<br/>5     j.lt((n-1).lit(&at))   // update_cond<br/>6 ) {<br/>7     ...<br/>8 }
```

```
1 seq!{<br/>2   for k in 0..n {<br/>3     step!{<br/>4       io.amem.rd0(&i, k.lit(&at));<br/>5       io.bmem.rd0(k.lit(&at), &j);<br/>6       if k ≠ 0 {<br/>7         acc %= mac.mac(<br/>8             io.amem.rd1(),<br/>9             io.bmem.rd1(),<br/>10            &acc<br/>11        );<br/>12      }<br/>13    }<br/>14  }<br/>15  step!{<br/>16    io.cmem.write(<br/>17      mac.mac(<br/>18        io.amem.rd1(),<br/>19        io.bmem.rd1(),<br/>20        &acc<br/>21      ),<br/>22      &i, &j);<br/>23    acc %= 0.lit(dt);<br/>24  }<br/>25 }
```


GeMM Example: FSM innermost body

- for i in 0..n
 - for j in 0..n

the following steps will be

```
1 seq!{ done in a sequence
2   for k in 0..n { generate n steps
3     step!{
4       io.amem.rd0(&i, k.lit(&at));
5       io.bmem.rd0(k.lit(&at), &j);
6       if k != 0 {
7         acc %= mac.mac(
8           io.amem.rd1(),
9           io.bmem.rd1(),
10          &acc
11        );
12      }
13    }
14 }
```

- feed memory address
- get memory data
- invoke MAC
- accumulate result




GeMM Example: FSM last step

- for i in 0..n
 - for j in 0..n

:

```
15 step!{  
16     io.cmem.write(    write to cmem  
17         mac.mac(      last  
18             io.amem.rd1(),  mem  
19             io.bmem.rd1(),  read and  
20             &acc        MAC  
21         ),  
22         &i, &j);  
23     acc %= 0.lit(dt);  
24 }  
25 }
```



GeMM Example: Simulation

```
█ cd $REPOS/cmt2  
█ cargo run --example gemm  
█ cd ./tb/gemm_ksim  
█ make all  
█ ./GEMM_s16_i8
```

Commands to run simulation


4370 {

```
Input 15 9: a[15][9]=24 b[9][15]=0  
Input 15 10: a[15][10]=25 b[10][15]=1  
Input 15 11: a[15][11]=26 b[11][15]=0  
Input 15 12: a[15][12]=27 b[12][15]=1  
Input 15 13: a[15][13]=28 b[13][15]=0  
Input 15 14: a[15][14]=29 b[14][15]=1  
Input 15 15: a[15][15]=30 b[15][15]=0  
Start at cycle 256  
Complete at cycle 4626  
C[0][0]= 64  
C[0][1]= 56  
C[0][2]= 64  
C[0][3]= 56  
C[0][4]= 64  
C[0][5]= 56  
C[0][6]= 64
```

Expected results

$$\begin{aligned} \text{Cycles} &= ((16 + 1) // k \\ &\quad \times 16 + 1) // j + 1 \text{ cycle to init} \\ &\quad \times 16 + 1 // i + 1 \text{ cycle to init} \\ &= 4369 + 1 \text{ cycle to write finish} \end{aligned}$$


GeMM unrolled Example: Interface Declare




```
1 itfc_declare! {
2   param DT;
3   param AT;
4   struct GEMMUnrolled {Multi-bank 2D memory
5     amem: itfc Mem1r1w2dxk{DT: param DT, AT: param AT},
6     bmem: itfc Mem1r1w2dxk{DT: param DT, AT: param AT},
7     cmem: itfc Mem1r1w2d{DT: param DT, AT: param AT},
8     finish: output Type::UInt(1),
9   };
10  method start()→();
11  method finish() → (finish);
12 }
```

./crates/cmtc/examples/gemm_unrolled.rs
line 25-36

GeMM unrolled Example: unroll factor



GeMM unrolled Example



```
1 let start = method!(
2   fsm;
3   () {seq!(
4     for_!({
5       i %= 0.lit(&at); // init
6       0.lit(&at).lt(n.lit(&at)); // init_cond
7       i %= &i + 1.lit(&at); // update
8       i.lt((n-1).lit(&at)) // update_cond
9     ) {
10      for_!(({j %= 0.lit(&at); 0.lit(&at).lt(n.lit(&at)); j %= &j + 1.lit(&at); j.lt((n-1).lit(&at))) {
11        seq!{
12          // unroll
13          for k in 0..n/factor {
14            step!{
15              for kk in 0..factor {
16                io.amem.rd0(kk, &i, k.lit(&at));
17                io.bmem.rd0(kk, k.lit(&at), &j);
18              }
19              if k != 0 {
20                for kk in 0..factor {
21                  accs[kk].write(macs[kk].mac(io.amem.rd1(kk), io.bmem.rd1(kk), &accs[kk]));
22                }
23              }
24            }
25            step!{
26              let sum = accs.iter().enumerate().map(|(kk,acc)|
27                macs[kk].mac(io.amem.rd1(kk), io.bmem.rd1(kk), acc)
28              ).reduce(|a,b| a+b).unwrap();
29              io.cmem.write(&sum, &i, &j);
30              for kk in 0..factor {
31                accs[kk] %= 0.lit(dt);
32              }
33            }
34          }
35        }
36      });
37    });
38    step!{finish_wire %= true;};
39  )};
40 );
```

[./crates/cmtc/examples/gemm_unrolled.rs](#)
line 38-114

GeMM unrolled Example: innermost

- for i in 0..n
 - for j in 0..n

```
seq!{
    // unroll
    for k in 0 .. n/factor {
        step!{
            for kk in 0 .. factor {
                io.amem.rd0(kk, &i, k.lit(&at));
                io.bmem.rd0(kk, k.lit(&at), &j);
            }
            if k ≠ 0 {
                for kk in 0 .. factor {
                    accs[kk].write(macs[kk].mac(io.amem.rd1(kk), io.bmem.rd1(kk), &accs[kk]));
                }
            }
        }
        step!{
            let sum = accs.iter().enumerate().map(|(kk,acc)|{
                macs[kk].mac(io.amem.rd1(kk), io.bmem.rd1(kk), acc)
            }).reduce(|a,b| a+b).unwrap();
            io.cmem.write(&sum, &i, &j);
            for kk in 0 .. factor {
                accs[kk] %= 0.lit(dt);
            }
        }
    }
}
```

Each inner loop have $n/\text{factor}+1$ steps

read *factor* memory banks at the same time

invoke *factor* MACs and accumulate

get the sum of all accumulators

write to c memory

./crates/cmtc/examples
/gemm_unrolled.rs
line 38-114

GeMM unrolled Example: Simulation

```
█ cd $REPOS/cmt2
█ cargo run --example
   gemm_unrolled
█ cd ./tb/gemm_unrolled_ksim
█ make all
█ ./GEMMUnrolled_s16_i8
      Commands to run simulation
```

1298 {
4370/1298≈3.37}

```
Input 15 1: a[15][1*4+2]=21 b[1*4+2][15]=1
Input 15 1: a[15][1*4+3]=22 b[1*4+3][15]=0
Input 15 2: a[15][2*4+0]=23 b[2*4+0][15]=1
Input 15 2: a[15][2*4+1]=24 b[2*4+1][15]=0
Input 15 2: a[15][2*4+2]=25 b[2*4+2][15]=1
Input 15 2: a[15][2*4+3]=26 b[2*4+3][15]=0
Input 15 3: a[15][3*4+0]=27 b[3*4+0][15]=1
Input 15 3: a[15][3*4+1]=28 b[3*4+1][15]=0
Input 15 3: a[15][3*4+2]=29 b[3*4+2][15]=1
Input 15 3: a[15][3*4+3]=30 b[3*4+3][15]=0
Start at cycle 256
Complete at cycle 1554
C[0][0]= 64
C[0][1]= 56
C[0][2]= 64
C[0][3]= 56
C[0][4]= 64
```

Factor=4 results

$$\begin{aligned} \text{Cycles} &= ((4 + 1) // k \\ &\quad \times 16 + 1) // j \\ &\quad \times 16 + 1 // i \\ &= 1297 \end{aligned}$$

use cmt2 as a library

When you're building a rust project...

```
⌨️ cd $REPOS && cargo new hello
```

Add rust version and build flag

```
⌨️ cp -r ./cmt2/.cargo ./cmt2/rust-toolchain.toml ./hello
```

Add **cmt2** from **crates.io**!
This need internet!

```
⌨️ cd hello  
⌨️ cargo add cmtrs cmtc anyhow
```

Now, feel free to use **cmt2** for hardware design

```
⌨️ cp  
..../cmt2/crates/cmtc/examples/hello.rs  
./src/main.rs && cargo run
```

use cmt2 as a library

Type 'S' or '/' to search

cmtc v0.1.2

The cmtc compiler providing cmtir-based passes to generate backends

#compilers #dsl #hardware #hdl #verilog

cmtrs v0.1.2

A rule-based embedded HDL in Rust.

#compilers #dsl #hardware #hdl #verilog

new hello

./cmt2/rust-

pku-liang / Cement Public

Install

Run the following Cargo command in your project directory:

```
cargo add cmtc
```

Or add the following line to your Cargo.toml:

```
cmtc = "0.1.2"
```

Documentation

docs.rs/cmtrc/0.1.2

Install

Run the following Cargo command in your project directory:


```
cargo add cmtrs
```

Or add the following line to your Cargo.toml:

```
cmtrs = "0.1.2"
```

Documentation

docs.rs/cmtrs/0.1.2




Multi-level IR and debugger for HLS

Speaker: Xiaochen Hao

What You Will Learn

- **Systolic array generation**
 - Learn how to build a systolic array through a DSL
- **BLAS optimizations**
 - Learn how to express optimizations for BLAS routines
- **High-level synthesis and debugger**
 - Learn hardware generation and debugging mechanism

Synthesis Flow



Quick Try

- Run:

```
cd popa/examples  
bash ./hls-tutorial.sh generate basic
```

- Then you will get:

```
// Only contains algorithm definition  
Func mm_basic(Buffer<int> &A,  
               Buffer<int> &B)
```

Specification
(matrix-multiply.cpp)

```
produce C {  
parallel<MLIR> (C.s0.run_on_device, 0, 1) {  
    for (C.s0.i, 0, 16) {  
        for (C.s0.j, 0, 16) {  
            allocate sum[int32 * 1]  
            produce sum {  
                sum[0] = 0  
                for (sum.s1.k$x, 0, 16) {  
                    sum[0] = sum[0] + (image_load("A", (str  
                }  
            }  
            consume sum {  
                Evaluate(image_store("C", (struct halide  
            }  
        }  
    }  
}
```

Sched IR file
(SchedIR_basic)

```
module @kernels {  
func.func @_kernel_C_s0_run_on_device() {  
    %c0 = arith.constant 0 : index  
    %c0_i32 = arith.constant 0 : i32  
    %alloc_0 = memref.alloc() {var_name = "A.buffer"} : memref<16x16xi32>  
    %alloc_0 = memref.alloc() {var_name = "B.buffer"} : memref<16x16xi32>  
    %alloc_1 = memref.alloc() {var_name = "C.buffer"} : memref<16x16xi32>  
    affine.for %arg0 = 0 to 16 {  
        affine.for %arg1 = 0 to 16 {  
            %alloc_2 = memref.alloc() : memref<1xi32>  
            memref.store %c0_i32, %alloc_2[%c0] : memref<1xi32>  
            affine.for %arg2 = 0 to 16 {  
                %1 = affine.load %alloc_0[%arg1, %arg2] : memref<16x16xi32>  
                %2 = affine.load %alloc[%arg2, %arg0] : memref<16x16xi32>  
                %3 = arith.muli %2, %1 : i32  
                %4 = memref.load %alloc_2[%c0] : memref<1xi32>  
                %5 = arith.addi %4, %3 : i32  
                memref.store %5, %alloc_2[%c0] : memref<1xi32>  
            }  
            %0 = memref.load %alloc_2[%c0] : memref<1xi32>  
            affine.store %0, %alloc_1[%arg1, %arg0] : memref<16x16xi32>  
        }  
    }  
    return  
}
```

SCF IR file
(SCF_basic.mlir)

Domain-specific Language (DSL)

- Let us look at:

```
Buffer<float> A(N, M), B(S, N);  
Var i("i"), j("j");  
RDom k(0, N, "k");  
Func C(Place::Device);  
C(j, i) = sum(A(k, i) * B(j, k));
```

Declare input buffers

Declare loop variables (k is an reduction loop)

Define computations in a functional expression

```
C.set_bounds(i, 0, M,  
             j, 0, S);
```

Specify loop schedules
(How to optimize the computations)

```
Target target = get_host_target();  
target.set_feature(Target::MLIR);  
C.compile_to_device("SCF_basic.mlir", {}, target);
```

Let us target MLIR

Specification
(Func mm_basic,
matrix_multiply.cpp)

IR Lowering

```
for (C.s0.i, 0, 16) {  
    for (C.s0.j, 0, 16) {  
        allocate sum[float32 * 1]  
        produce sum {  
            sum[0] = 0.000000f  
            for (sum.s1.k$x, 0, 16) {  
                sum[0] = sum[0] + (image_load("A",...)  
*image_load("B",...))  
            }  
        }  
        consume sum {  
            image_store("C", ..., sum[0])  
        }  
    }  
}
```

Loop structure:
tiling,
unrolling,
vectorization...

Statement: storage flattening,
loop invariant hoisting...

Sched IR File
(SchedIR_basic)



```
affine.for %arg0 = 0 to 16 {  
    affine.for %arg1 = 0 to 16 {  
        %alloc_2 = memref.alloc()  
        memref.store %c0_i32, %alloc_2[%c0]  
        affine.for %arg2 = 0 to 16 {  
            %1 = affine.load %alloc_0[%arg1, %arg2]  
            %2 = affine.load %alloc[%arg2, %arg0]  
            %3 = arith.muli %2, %1  
            %4 = memref.load %alloc_2[%c0]  
            %5 = arith.addi %4, %3  
            memref.store %5, %alloc_2[%c0]  
        }  
        %0 = memref.load %alloc_2[%c0]  
        affine.store %0, %alloc_1[%arg1, %arg0]  
    }  
}
```

Lowering
→

Lowered SCF IR File
(SCF_basic.mlir)

Systolic Array

- How to build a systolic array?



Quick Try

- **Run:**

```
cd popa/examples  
bash ./hls-tutorial.sh generate SA
```

- **Learn the specification**

```
Func mm_SA(Buffer<int> &A, Buffer<int> &B)  
{  
    Var i("i"), j("j"), k("k");  
    URE X("X", Int(32), {k, j, i}), Y("Y", Int(32), {k, j, i}), Z("Z", Int(32), {k, j, i}), C("C");  
    X(k, j, i) = select(j == 0, A(k, i), X(k, j-1, i));  
    Y(k, j, i) = select(i == 0, B(j, k), Y(k, j, i-1));  
    Z(k, j, i) = select(k == 0, 0, Z(k-1, j, i)) + X(k, j, i) * Y(k, j, i);  
    C(j, i) = select(k == N-1, Z(k, j, i));  
  
    X.merge_ures(Y, Z, C);  
    X.set_bounds(i, 0, M,  
                j, 0, S,  
                k, 0, N);  
  
    Var ii("ii"), jj("jj");  
    X.tile(j, i, jj, ii, 2, 2);  
    X.space_time_transform(jj, ii);  
  
    Var kk("kk");  
    X.split(k, k, kk, 4);  
    X.reorder(kk, jj, ii, k);  
    X.vectorize(kk);  
  
    return C;  
}
```

(matrix-multiply.cpp)

} } }

Uniform Recurrence Equation (URE)


Space-time Transform (STT)

Loop Transformation


A dataflow of matrix multiply

Legend: ijk Iteration indexed by i, j, k

- a_{ik} is not related with j . So reuse a_{ik} along dimension j
- b_{kj} is not related with i . So reuse b_{kj} along dimension i
- Reduce c_{ij} (from 0) along dimension k



...





How to express the dataflow

Each loop iteration is associated with unique variables: $X_{ijk}, Y_{ijk}, Z_{ijk}$

UREs

$$\begin{cases} X_{ijk} = a_{ik} \text{ if } j=0, X_{i(j-1)k} \text{ otherwise} \\ Y_{ijk} = b_{kj} \text{ if } i=0, Y_{(i-1)jk} \text{ otherwise} \\ Z_{ijk} = 0 \text{ if } k=0, Z_{ij(k-1)} + X_{ijk} Y_{ijk} \text{ otherwise} \end{cases}$$

Final result: Z_{ijk} if k reaches its max



How to express the dataflow

Each loop iteration is associated with unique variables: $X_{ijk}, Y_{ijk}, Z_{ijk}$

$$\text{UREs } \begin{cases} X_{ijk} = a_{ik} \text{ if } j=0, X_{i(j-1)k} \text{ otherwise} \\ Y_{ijk} = b_{kj} \text{ if } i=0, Y_{(i-1)jk} \text{ otherwise} \\ Z_{ijk} = 0 \text{ if } k=0, Z_{ij(k-1)} + X_{ijk} Y_{ijk} \text{ otherwise} \end{cases}$$

Final result: Z_{ijk} if k reaches its max

Uniform Recurrence Equations (UREs):

- Recursive relationship
- Uniform dependency
- Dynamic single assignment form

Specification

```
X(k, j, i) = select(j == 0, A(k, i), X(k, j-1, i));           select(condition, x, y)
Y(k, j, i) = select(i == 0, B(j, k), Y(k, j, i-1));          = (condition ? x : y)
Z(k, j, i) = select(k == 0, 0, Z(k-1, j, i)) + X(k, j, i) * Y(k, j, i);
C(j, i) = select(k == K-1, Z(k, j, i));
```

How to express the dataflow

- **Forming loop nest**


- Each URE is defined within a separate iteration space
- Group them together under the same loop nest

UREs
$$\begin{cases} X_{ijk} = a_{ik} \text{ if } j=0, X_{i(j-1)k} \text{ otherwise} \\ Y_{ijk} = b_{kj} \text{ if } i=0, Y_{(i-1)jk} \text{ otherwise} \\ Z_{ijk} = 0 \text{ if } k=0, Z_{ij(k-1)} + X_{ijk} Y_{ijk} \text{ otherwise} \end{cases}$$

Specification

```
...
X.merge_ures(Y, Z, C)
```

Put the UREs Y, Z, C in order, into the loop nest of X



Dataflow Mapping

- **Space-time Transform**

- Mapping loop instances onto spatial PEs
- Schedule instance execution in a temporal order

Map each point to a new space of (x, y, t)

$$STT \begin{pmatrix} i \\ j \\ k \end{pmatrix} = \begin{pmatrix} x \\ y \\ t \end{pmatrix} \begin{matrix} \text{Space} \\ \text{Time} \end{matrix}$$

Projection matrix: $P = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix}$ $x = i$
 $y = j$

Map point (i, j, k) to (x, y)

Scheduling vector: $\vec{s}^T = (1 \quad 1 \quad 1) \quad t = k + j + i$
Schedule point (i, j, k) at time t

Dataflow Mapping

- **Space-time Transform**

- Mapping loop instances onto spatial PEs
- Schedule instance execution in a temporal order

PE(0,0) t=0:

Map $a_{00} \rightarrow X_{000}$, $b_{00} \rightarrow Y_{000}$, $0 \rightarrow Z_{000}$

PE(0,0) t=1:

Map $a_{01} \rightarrow X_{001}$, $b_{10} \rightarrow Y_{001}$, $Z_{000} \rightarrow Z_{001}$

Map $X_{000} \rightarrow X_{010}$ (reuse of a_{00})


Map $Y_{000} \rightarrow Y_{100}$ (reuse of b_{00})

PE(0,0) t=2:

Map $a_{02} \rightarrow X_{002}$, $b_{20} \rightarrow Y_{002}$, $Z_{001} \rightarrow Z_{002}$

Map $X_{001} \rightarrow X_{011}$ (reuse of a_{01})

Map $Y_{001} \rightarrow Y_{101}$ (reuse of b_{10})



Dataflow Mapping

- **Specify space-time transform**

- Unscheduled STT:

```
...  
x.space_time_transform(j, i) Specify only space loops
```

Specification



- Scheduled STT:

```
x.space_time_transform({k, j, i} Source loops  
                      {t, y, x}, Destination loops  
                      {1, 1, 1,  
                       0, 1, 0,  
                       0, 0, 1}) Projection matrix  
                                         Scheduling vector
```

Specification (Equivalent version)

Dataflow Mapping

- Exploring dataflow designs using space-time transform
 - Keeping input A stationary
 - `space_time_transform(k, i)`
 - Keeping input B stationary
 - `space_time_transform(k, j)`



Compilation

- IR transformation and code generation

```
...
realize X.shreg[0, 16], [0, 16] {
  unrolled for (X.s0.i, 0, 16) {
    unrolled for (X.s0.j, 0, 16) {
      pipelined for (X.s0.k, 0, 16) {
        write_shift_reg("X.shreg", X.s0.j, X.s0.i,
          select(X.s0.j == 0, image_load("A", ...),
            read_shift_reg("X.shreg", X.s0.j-1, X.s0.i)))
        write_shift_reg("Y.shreg", ...)
        write_shift_reg("Z.shreg", ...)
      }
      image_store("C", ...)
    }
  }
}
```

Sched IR

Loop annotation

Mapped Dataflow

```
...
%alloc_4 = memref.alloc() : memref<16x16xi32>
affine.for %arg0 = 0 to 16 {
  affine.for %arg1 = 0 to 16 {
    affine.for %arg2 = 0 to 16 {
      %1 = affine.load %alloc_4[%arg1 - 1, %arg0]
      %2 = affine.load %alloc_4[%arg2, %arg0]
      %5 = arith.select %4, %2, %1
      affine.store %5, %alloc_4[%arg1, %arg0]
      ...
    } {pipeline = 1}
    %0 = affine.load %alloc_2[%arg1, %arg0]
    affine.store %0, %alloc_1[%arg1, %arg0]
  } {unroll = 0}
} {unroll = 0}
```

Lowered SCF IR

Tiling


- **Scaling to large matrices**
 - Partition the output matrix into tiles
 - Compute tile-by-tile using a systolic array
- **Restructure the loops**

```
X.tile(j, i, jj, ii, 2, 2)  
X.space_time_transform(jj, ii)
```

Specification

```
for (X.s0.i, 0, 8) {  
    for (X.s0.j, 0, 8) {  
        pipelined (X.s0.k, 0, 16) {  
            unrolled (X.s0.ii, 0, 2) {  
                unrolled (X.s0.jj, 0, 2) {  
                    write_shift_reg("X.shreg", ..., read_shift_reg("X.shreg", X.s0.jj + -1, X.s0.ii))  
                    write_shift_reg("Y.shreg", ..., read_shift_reg("Y.shreg", X.s0.jj, X.s0.ii + -1))  
                } ...  
            } ...  
        } ...  
    } ...  
}
```

Sched IR




Tiling

- **Array Partitioning**
 - Splitting an array into small partitions
 - Partitions can be accessed in parallel
- **Annotation based on loop unrolling**

```
%alloc = memref.alloc() { Matrix A
    partition_cyclic_array = [1],          Partitioning dimension
    partition_dim_array = [1],             i cyclically
    partition_factor_array = [2]}
%alloc_0 = memref.alloc() { Matrix B
    partition_cyclic_array = [1],          Partitioning dimension
    partition_dim_array = [0],             j cyclically
    partition_factor_array = [2]}
```

SCF IR



Vectorization

- **Enabling more parallelism**
 - Duplicating compute units in each PE
 - Improve resource efficiency


- **Restructure the loops**

```
X.split(k, k, kk, 4)  
X.vectorization(kk)
```

Specification

```
for (X.s0.i, 0, 8)  
  for (X.s0.j, 0, 8)  
    pipelined (X.s0.k, 0, 4)  
      unrolled (X.s0.ii, 0, 2)  
      unrolled (X.s0.jj, 0, 2)  
      unrolled (X.s0.kk, 0, 4)  
    ...
```

Sched IR



Quick Try


- **Run:**

```
bash ./hls-tutorial.sh run basic  
bash ./hls-tutorial.sh run SA
```

- **Then you will get:**

| | basic | SA |
|-------|-------|------|
| Cycle | 15411 | 1691 |

The systolic array achieves a 9X speedup compared to the basic version



Interpreted execution at
the ToR IR level

Quick Try

- Run:
cd popa/examples
bash ./hls-tutorial.sh generate IO
- Learn the specification:

```
Func mm_IO(Buffer<int> &A, Buffer<int> &B)
{
    Var i("i"), j("j"), k("k");
    URE X("X", Int(32), {k, j, i}), Y("Y", Int(32), {k, j, i}), Z("Z", Int(32), {k, j, i}), C("C");
    X(k, j, i) = select(j == 0, A(k, i), X(k, j-1, i));
    Y(k, j, i) = select(i == 0, B(j, k), Y(k, j, i-1));
    Z(k, j, i) = select(k == 0, 0, Z(k-1, j, i)) + X(k, j, i) * Y(k, j, i);
    C(j, i) = select(k == N-1, Z(k, j, i));

    X.merge_ures(Y, Z, C);
    X.set_bounds(i, 0, M,
                 j, 0, S,
                 k, 0, N);

    Var ii("ii"), jj("jj"), iii("iii"), jjj("jjj");
    X.tile(j, i, jj, ii, 4, 4);
    X.tile(jj, ii, jjj, iii, 2, 2);
    X.space_time_transform(jjj, iii);

    Var kk("kk");
    X.split(k, k, kk, 4);
    X.reorder(kk, jjj, iii, k);
    X.vectorize(kk);

    Stensor DA("DA", DRAM), DB("DB", DRAM), DC("DC", DRAM);
    Stensor SA("SA", SRAM), SB("SB", SRAM), RC2("RC2", REG), RC1("RC1", REG);
    A(k, i) >> DA >> SA.scope(j).out(iii) >> X;
    B(j, k) >> DB >> SB.scope(j).out(jjj) >> Y;
    C >> RC2.out(jjj, iii) >> RC1.out(jjj) >> DC;

    return DC.get_wrapper_func();
}
```

(matrix-multiply.cpp)


} I/O network (Streaming tensors, stensor)

Streaming Tensors

- Abstract, self-managing, customizable storage of a tensor
 - Memory Level
 - Data movements

Specification (mm_IO)

```
Stensor DA(DRAM), DB(DRAM)
Stensor SA(SRAM), SB(SRAM)
Stensor RC2(REG), RC1(REG)
Stensor DC(DRAM)
A(k, i) >> DA >> SA >> X
B(j, k) >> DB >> SB >> Y
C >> RC2 >> RC1 >> DC
```




Streaming Tensors

- Abstract, self-managing, customizable storage of a tensor


- Memory Level
 - Data movements
 - Buffer insertion
 - Transfer unit

Specification (mm_IO)

```
A(k, i) >> DA
          >> SA.scope(j).out(iii)
          >> X
B(j, k) >> DB
          >> SB.scope(j).out(jjj)
          >> Y
C >> RC2.out(jjj, iii)
      >> RC1.out(jjj)
      >> DC
```



A systolic array with efficient I/O network



Memory Isolation

- Isolating memory accesses into separate kernels

```
for (SA.s0.i.i, 0, 4)  
...  
for (SA.s0.k.kk, 0, 4)  
DA(...) = select(..., A(k, i))
```

Initial IR for DA

```
for (SA.s0.i.i, 0, 4)  
...  
for (SA.s0.k.kk, 0, 4)  
SA(...) = select(..., DA(...))
```

Initial IR for SA

```
for (X.s0.i.i, 0, 4)  
...  
for (X.s0.k.kk, 0, 4)  
X(...) = select(..., SA(...), X(...))
```

Initial IR for UREs

Specification (mm_IO)

```
X(k, j, i) = select(j == 0, A(k, i), X(k, j-1, i));  
...  
A(k, i) >> DA >> SA >> X;
```


Buffer Insertion

for i
for j
for ii
~~for jj~~
for k
unroll for iii
~~unroll for jjj~~
for kk
DA(...) = A(kk+4*k,
 iii+2*ii+4*i)

Producer (DA)

for i **Buffer Allocation**
for j
allocate Buf(...)
for ii, k **Write only once**
 Buf(...) = DA(...)
for ii, jj, kk
unroll for iii **Read repeatedly**
 SA(...) = DA(...)

Consumer (SA)




Specification (mm_IO)

```
A(k, i) >> DA >> SA.scope(j).out(iii) >> X
```

Data Scattering

- Input data path




Specification (mm_IO)

```
A(k, i) >> DA >> SA.scope(j).out(iii)
```


Data Gathering

- Input data path



```
unroll for iii
tmp(iii) =
select(iii==0, DA(...),
       tmp(iii-1))
if current bank is active:
SA(iii) = tmp(iii)
```

- Output data path



```
unroll for iii
unroll for jjj
if current row is active:
tmp(iii, jjj) = C(...)
else:
tmp(iii, jjj) = tmp(iii-1,jjj)
write tmp(III-1,jjj) into DC
```


Specification (mm_IO)

```
A(k, i) >> DA >> SA.scope(j).out(iii)
```

Specification (mm_IO)


```
C >> RC2.out(jjj, iii) >> RC1.out(jjj) >> DC
```

Synthesis Flow



BLAS Library

- **BLAS: Basic Linear Algebra Subprograms**
 - **Level 1:** scalar, vector and vector-vector operations
 - **Level 2:** matrix-vector operations
 - **Level 3:** matrix-matrix operations
 - Either compute- or memory-bound



$$\begin{array}{l} x \quad [1 \quad 2 \quad 3 \quad 4] \\ \quad \quad \quad * \\ y \quad [1 \quad 0 \quad 1 \quad 0] \\ \quad \quad \quad \| \\ \quad \quad \quad 4 \end{array}$$

Level 1: DOT

$$\begin{array}{c} A \\ \left[\begin{array}{cccc} 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \end{array} \right] \\ * \end{array} \quad \begin{array}{l} x \quad [1 \quad 2 \quad 3 \quad 4] \\ = \quad y \quad [4 \quad 6 \quad 4 \quad 6] \end{array}$$

Level 2: GEMV

$$\begin{array}{c} A \\ \left[\begin{array}{cc} 1 & 0 \\ 0 & 1 \\ 1 & 0 \\ 0 & 1 \end{array} \right] \\ * \end{array} \quad \begin{array}{c} B \\ \left[\begin{array}{cc} 1 & 3 \\ 2 & 4 \\ 1 & 3 \\ 2 & 4 \end{array} \right] \\ = \quad C \\ \left[\begin{array}{cc} 1 & 3 \\ 2 & 4 \\ 1 & 3 \\ 2 & 4 \end{array} \right] \end{array}$$

Level 3: GEMM

Solution

- **Using the DSL to develop BLAS routines**
 - Navigate to popa/examples/BLAS
- **Leveraging the triangularity, symmetry, and band structure of matrices**
 - **TRSV**: Triangular matrix-vector solve
 - **SYMV**: Symmetric matrix-vector multiplication
 - **GBMV**: Banded matrix-vector multiplication

| | | | |
|---|---|---|---|
| 1 | 2 | 3 | 4 |
| 6 | 7 | 8 | |
| 2 | 1 | | |
| 5 | | | |


Triangular

| | | | |
|---|---|---|---|
| 1 | 2 | 3 | 4 |
| 2 | 6 | 7 | 8 |
| 3 | 7 | 2 | 1 |
| 4 | 8 | 1 | 5 |

Symmetric



| | | | |
|---|---|---|--|
| 1 | 2 | | |
| 5 | 6 | 7 | |
| 3 | 2 | 1 | |
| 6 | | 5 | |

Banded



| | | | |
|---|---|---|---|
| 1 | 2 | 3 | 4 |
| 2 | 6 | 7 | 8 |
| 3 | 7 | 2 | 1 |
| 4 | 8 | 1 | 5 |

Symmetric




Example 1: TRSV

- **TRSV: Solve $\mathbf{A}\mathbf{x}=\mathbf{b}$ where \mathbf{A} is a triangular matrix**
 - A forward substitution process

$$\begin{matrix} PE_0 \\ PE_1 \\ PE_2 \end{matrix} \begin{bmatrix} a_{00} & & \\ a_{10} & a_{11} & \\ a_{20} & a_{21} & a_{22} \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \end{bmatrix} = \begin{bmatrix} b_0 \\ b_1 \\ b_2 \end{bmatrix}$$


$$x_0 = b_0/a_{00}$$

$$x_i = (b_i - \sum_{k=0}^{i-1} a_{ik} x_k)/a_{ii}$$



Our recent work - A dataflow accelerator for SpTRSV that exploits structural sparsity patterns in solving PDEs (ISCA'25)

github.com/pku-liang/telos



Example 1: TRSV

- **TRSV: Solve $Ax=b$ where A is a triangular matrix**
 - A forward substitution process

PE₀ PE₁ PE₂

$$\begin{bmatrix} a_{00} & & \\ a_{10} & a_{11} & \\ a_{20} & a_{21} & a_{22} \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \end{bmatrix} = \begin{bmatrix} b_0 \\ b_1 \\ b_2 \end{bmatrix}$$

$$x_0 = b_0/a_{00}$$

$$x_i = (b_i - \sum_{k=0}^{i-1} a_{ik} x_k)/a_{ii}$$

Express the dataflow using URE and STT

```
uA(i, k) = A(i, k)
fX(i, k) = select(i==k,
                   (b(k) - select(k==0, 0, fY(i, k-1)))/uA(i, k),
                   fX(i-1, k))
fY(i, k) = select(k==0, 0, fY(i, k-1))
           + uA(i, k)*fX(i, k)
Out(k) = select(i==k, fX(i, k))

uA.space_time_transform({i, k},
                       {s, t},
                       {1, -1,
                        0, 1})
```

Compute or forward x


Forward partial sum $y = \sum a_{ik}x_k$

Space loop: $s = i - k$
Time loop: $t = k$

Example 2: SYMV

- **A vanilla design**


- Cannot take advantage of the symmetry to save bandwidth



- **SYMV:** $z_i = \alpha \sum_{k=0}^{N-1} A_{i,k}x_k + \beta y_i$, A is a symmetric matrix

Example 2: SYMV

- Two systolic arrays to compute lower and upper triangles
- Load the upper triangle from DRAM and generate the lower triangle on the fly in SRAM
- Load the corresponding x values from the reuse buffers




- **SYMV:** $z_i = \alpha \sum_{k=0}^{N-1} A_{i,k}x_k + \beta y_i$, A is a symmetric matrix

Example 2: SYMV

Memory schedule with stensors:


```
A >> DA >> {UpMV, SA};  
SA.transpose() >> LowMV;  
x >> {DX_Up, DX_Low};  
DX_Up >> SX_Up >> UpMV;  
DX_Low >> SX_Low >> LowMV;  
y >> DY >> Add;  
Add >> DZ >> z;
```



- **SYMV:** $z_i = \alpha \sum_{k=0}^{N-1} A_{i,k} x_k + \beta y_i$, A is a symmetric matrix

Example 3: GBMV



- **Customized dataflow for special computation patterns**
 - **GBMV:** $z = \alpha Ax + \beta y$, where A is a banded matrix
 - Utilizing matrix sparsity through banded storage format



- **General storage → Band storage**
 - Move column j down by $\#superdiagonals - j$ rows
- The values are reduced along a **row** in the general storage, but along a **diagonal** in the band storage

Example 3: GBMV


- **Customized dataflow for special computation patterns**
 - **GBMV:** $z = \alpha Ax + \beta y$, where A is a banded matrix
 - Utilizing matrix sparsity through banded storage format



- **Tile the band storage**
 - Each tile has multiple rows, 1 column
 - Iterate the tiles top down, and from left to right
 - One PE is responsible for one row
- **Data dependencies are mapped to cyclically connected PEs.**

Example 3: GBMV

- **Customized dataflow for special computation patterns**
 - **GBMV:** $z = \alpha Ax + \beta y$, where A is a banded matrix
 - Utilizing matrix sparsity through banded storage format



- Expressing dataflow using URE and STT

```
fX(k, i) = select(i == 0, x(k), fX(k, i-1))
```

Reuse x_k

```
MV(k, i) = select(k == 0 || i == I-1, 0,  
                   MV(k-1, i+1)  
                 ) + A(k, i)*fX(k, i)
```

Reduce along
anti-diagonals

```
Tout(k) = select(i == 0, MV(k, i))  
Rout(i) = select(k == K-1, MV(k, i))
```

Collect results
along boundaries

```
fX.merge_ures(MV, Tout, Rout)  
fX.space_time_transform(i)
```


Map rows to PEs

Results

| Level | Kernel | Name | Compute | Frequency | LUTs | DSPs | Throughputs | Speedup |
|---------|--------|--------------------------------------|---|-----------|------|------|-------------|---------|
| Level 3 | GEMM | matrix-matrix multiply | $C = \alpha AB + \beta C$ | 244 Mhz | 49% | 86% | 620 GFlops | - |
| | SYMM | symmetric matrix-matrix multiply | $C = \alpha AB + \beta C, A = A^T$ | 244 Mhz | 49% | 86% | 620 GFlops | - |
| | SYRK | symmetric rank-k update to a matrix | $C = \alpha AA^T + \beta C$ | 259 Mhz | 43% | 68% | 513 GFlops | 1.93X |
| | SYR2K | symmetric rank-2k update to a matrix | $C = \alpha AB^T + \alpha BA^T + \beta C$ | 253 Mhz | 48% | 68% | 476 GFlops | 1.81X |
| | TRSM | Solves a triangular matrix equation | Solve $Ax = B$ | 239 Mhz | 51% | 72% | 402 GFlops | - |
| | TRMM | triangular matrix-matrix multiply | $B = \alpha AB$ | 238 Mhz | 44% | 68% | 471 GFlops | 1.93X |
| Level 2 | GEMV | matrix-vector multiply | $y = \alpha Ax + \beta y$ | 282 Mhz | 20% | 2% | 16 GFlops | - |
| | GBMV | banded matrix-vector multiply | $y = \alpha Ax + \beta y$ | 277 Mhz | 21% | 2% | 16 GFlops | 7.35X |
| | SYMV | symmetric matrix-vector multiply | $y = \alpha Ax + \beta y$ | 267 Mhz | 39% | 4% | 15 GFlops | 1.79X |
| | TRMV | triangular matrix-vector multiply | $x = Ax$ | 254 Mhz | 23% | 2% | 15 GFlops | 1.75X |
| | TRSV | Solves a triangular matrix equation | Solve $Ax = B$ | 303 Mhz | 18% | 2% | 16 GFlops | - |

- Synthesized using Intel OpenCL SDK, tested on Intel A10 FPGA
- 1.8X-7.4X speedup by leveraging special matrix properties


Synthesis Flow



ToR IR


- **Provide a high-level control flow for hardware information**
 - Two parts, time graph and functional operations

```
tor.topo (0 to 7) {  
    tor.from 0 to 1 "seq:1"  
    tor.from 1 to 2 "seq:1"  
    tor.from 2 to 3 "call"  
    tor.from 1 to 4 "seq:2"  
    tor.from 3, 4 to 5 "if"  
    tor.from 5 to 6 "seq:1"  
    tor.from 0 to 7 "for"  
}
```




Time Graph

- Four types of nodes including normal, call, if and loop



Functional operations


- **Algorithmic specification with high-level information**
 - Bind each operation to the element of the time graph



```
tor.for %i = %c0 to %c10 step %c1 {  
    %m = tor.load %mask[%i] on (0 to 1)  
    %a = tor.if %m then {  
        %x = tor.addi %i %c1 on (1 to 2)  
        %y = tor.subi %i %c1 on (1 to 2)  
        %fx = tor.call @f(%x, %y) on (2 to 3)  
        tor.yield %fx  
    } else {  
        %ii = tor.muli %i %i on (1 to 4)  
        tor.yield %ii  
    } on (1 to 5)  
    tor.store %a to %A[%i] on (5 to 6)  
} on (0 to 7)
```

Functional operations


- **Algorithmic specification with high-level information**
 - Bind each operation to the element of the time graph



```
tor.for %i = %c0 to %c10 step %c1 {  
    %m = tor.load %mask[%i] on (0 to 1)  
    %a = tor.if %m then {  
        %x = tor.addi %i %c1 on (1 to 2)  
        %y = tor.subi %i %c1 on (1 to 2)  
        %fx = tor.call @f(%x, %y) on (2 to 3)  
        tor.yield %fx  
    } else {  
        %ii = tor.muli %i %i on (1 to 4)  
        tor.yield %ii  
    } on (1 to 5)  
    tor.store %a to %A[%i] on (5 to 6)  
} on (0 to 7)
```

Functional operations

- **Algorithmic specification with high-level information**
 - Bind each operation to the element of the time graph



```
tor.for %i = %c0 to %c10 step %c1 {
    %m = tor.load %mask[%i] on (0 to 1)
    %a = tor.if %m then {
        %x = tor.addi %i %c1 on (1 to 2)
        %y = tor.subi %i %c1 on (1 to 2)
        %fx = tor.call @f(%x, %y) on (2 to 3)
        tor.yield %fx
    } else {
        %ii = tor.muli %i %i on (1 to 4)
        tor.yield %ii
    } on (1 to 5)
    tor.store %a to %A[%i] on (5 to 6)
} on (0 to 7)
```

Supplementary information


- Timing information like latency is attached to time graph

```
tor.topo (0 to 7) {  
    tor.from 0 to 1 "seq:1"  
    tor.from 1 to 2 "seq:1"  
    tor.from 2 to 3 "call"  
    tor.from 1 to 4 "seq:2"  
    tor.from 3, 4 to 5 "if"  
    tor.from 5 to 6 "seq:1"  
    tor.from 0 to 7 "for"  
}
```

Supplementary information

- Timing information like latency is attached to time graph
- Three scheduling manners are supported in ToR IR
 - Static, pipeline and dynamic

```
tor.topo (0 to 7) {  
    tor.from 0 to 1 "seq:1"  
    tor.from 1 to 2 "seq:1"  
    tor.from 2 to 3 "call"  
    tor.from 1 to 4 "seq:2"  
    tor.from 3, 4 to 5 "if"  
    tor.from 5 to 6 "seq:1"  
    tor.from 0 to 7 "pipeline-for:1"  
}
```




```
tor.for {...} on (0 to 7) {pipeline, II = 1}
```

Supplementary information

- Timing information like latency is attached to time graph
- Three scheduling manners are supported in ToR IR
 - Static, pipeline and dynamic

```
tor.topo (0 to 7) {  
    tor.from 0 to 1 "dynamic"  
    tor.from 1 to 2 "dynamic"  
    tor.from 2 to 3 "dynamic-call"  
    tor.from 1 to 4 "dynamic"  
    tor.from 3, 4 to 5 "dynamic-if"  
    tor.from 5 to 6 "dynamic"  
    tor.from 0 to 7 "dynamic-for"  
}
```



Quick Try

- **Run:**

```
cd hector  
bash examples/hls_script.sh hector examples
```

- **Then you will get several directories:**

```
examples/tor-raw/  
examples/tor-split/  
examples/hec/  
examples/chisel/
```

SCF to TOR Compilation

```
➤ cat examples/tor-raw/gemm_ncubed_kernel.mlir
```

```
tor.timegraph (0 to 15){  
    tor.succ 1 : [0 : i32] [{type = "static"}]  
    tor.succ 2 : [1 : i32] [{type = "static"}]  
    tor.succ 3 : [2 : i32] [{type = "static"}]  
    tor.succ 4 : [3 : i32] [{type = "static:1"}]  
    tor.succ 5 : [4 : i32] [{type = "static"}]  
    tor.succ 6 : [5 : i32] [{type = "static"}]  
    tor.succ 7 : [6 : i32] [{type = "static:1"}]  
    tor.succ 8 : [7 : i32] [{type = "static:1"}]  
    tor.succ 9 : [8 : i32] [{type = "static:9"}]  
    tor.succ 10 : [9 : i32] [{type = "static:13"}]  
    tor.succ 11 : [5 : i32] [{II = 14 : i32, pipeline = 1 : i32, type = "static-for"}]  
    tor.succ 12 : [11 : i32] [{type = "static"}]  
    tor.succ 13 : [12 : i32] [{type = "static:1"}]  
    tor.succ 14 : [2 : i32] [{type = "static-for"}]  
    tor.succ 15 : [1 : i32] [{type = "static-for"}]  
}
```


SCF to TOR Compilation

```
tor.for %arg0 = (%c0_i32 : i32) to (%c62_i32 : i32) step (%c1_i32 : i32)
  on (1 to 14) {
    tor.for %arg1 = (%c0_i32 : i32) to (%c62_i32 : i32) step (%c1_i32 : i32)
      on (2 to 13) {
        %3 = arith.shli %arg0, %c6_i32 {endtime = 4 : i32, starttime = 3 : i32} : i32
        %4 = tor.for %arg2 = (%c0_i32 : i32) to (%c62_i32 : i32) step (%c1_i32 : i32)
          on (5 to 10) iter_args(%arg3 = %cst) -> (f64) {
            %6 = arith.shli %arg2, %c6_i32 {endtime = 7 : i32, starttime = 6 : i32} : i32
            %7 = tor.addi %3 %arg2 on (6 to 7) : (i32, i32) -> i32
            %8 = tor.load %0[%7] on (7 to 8) : !tor.memref<4096xf64, [], "r">[i32]
            %9 = tor.addi %6 %arg1 on (6 to 7) : (i32, i32) -> i32
            %10 = tor.load %1[%9] on (7 to 8) : !tor.memref<4096xf64, [], "r">[i32]
            %11 = tor.mul %8 %10 on (8 to 9) : f64
            %12 = tor.addf %arg3 %11 on (9 to 10) : f64
            tor.yield %12 : f64
          } {II = 14 : i32, pipeline = 1 : i32}
          %5 = tor.addi %3 %arg1 on (12 to 13) : (i32, i32) -> i32
          tor.store %4 to %2[%5] on (12 to 13) : (f64, !tor.memref<4096xf64, [], "w">[i32])
        }
      }
    }
```


HEC IR

- Adopt an allocate-assign mechanism

```
%m.lhs, rhs, res = primitive "mul_integer"  
%sub.a, b, c = instance "sub" @mod  
%i = wire "i"
```




```
hec.assign %m.lhs = %0  
hec.assign %m.rhs = %1  
//Case #1:  
    hec.assign %i = %m.res  
//Case #2:  
    hec.assign %i = %2
```



HEC IR


- **Three component styles corresponding to ToR**
 - State Transition Graph, Pipeline stages, Handshake



```
component @STG {
    // allocations
    stateset {
        state @Idle {
            // assigns
            transition {
                goto @Start if %cond
            }
        }
        state @Start {
            transition {
                goto @Done
            }
        }
        state @Done {
            transition {
                goto @Idle
            }
        }
    }
} {style = "stg"}
```

HEC IR


- Three component styles corresponding to ToR
 - State Transition Graph, Pipeline stages, Handshake



```
component @STG {
    // allocations
    stateset {
        state @Idle {
            // assigns
            transition {
                goto @Start if %cond
            }
        }
        state @Start {
            transition {
                goto @Done
            }
        }
        state @Done {
            transition {
                goto @Idle
            }
        }
    }
} {style = "stg"}
```

HEC IR


- Three component styles corresponding to ToR
 - State Transition Graph, Pipeline stages, Handshake



```
component @Pipe {
    // allocations
    stageset {
        stage @stage0 {
            // assigns
        }
        stage @stage1 {
            // assigns
            hec.assign %add2.lhs = %add0.res
            hec.assign %add2.rhs = %add1.res
        }
        stage @stage2 {
            // assigns
        }
        stage @stage3 {
            // assigns
            deliver %mul1.res, %add3.res
        }
    }
    {"pipeline", II=1}
```

HEC IR

- Three component styles corresponding to ToR
 - State Transition Graph, Pipeline stages, Handshake



```
component @Handshake (%in1,%in2,%out){  
    // allocations  
    %shift.in,res = primitive . "shift"  
    %add.lhs,rhs,res = primitive . "addi"  
    // elastic units  
    %merge.i1,i2,o = primitive . "merge"  
    %fork.i,o1,o2 = primitive . "fork"  
  
    graph {  
        assign %fork.i = %in1  
        assign %shift.in = %fork.o1  
        assign %add.lhs = %in2  
        assign %add.rhs = %f.o2  
        assign %merge.i1 = %shift.res  
        assign %merge.i2 = %add.res  
        assign %out = %merge.o  
    }  
}{ "handshake"}
```

TOR to HEC Compilation

```
➤ cat examples/hec/gemm_ncubed_kernel.mlir
```

```
hec.stage @s1{
    %1 = hec.shift_left %r_5_i_1.reg %c6_i32 {dump = "comb_0"} : i32
    hec.assign %r_8_2.reg = %1 : i32 -> i32
    %2 = hec.addi %r_3_1.reg %r_5_i_1.reg {dump = "comb_1"} : (i32, i32) -> i32
    hec.assign %r_9_2.reg = %2 : i32 -> i32
    %3 = hec.addi %1 %r_4_1.reg {dump = "comb_2"} : (i32, i32) -> i32
    hec.assign %r_10_2.reg = %3 : i32 -> i32
    hec.assign %r_5_i_2.reg = %r_5_i_1.reg : i32 -> i32
    hec.assign %r_6_2.reg = %r_6_1.reg : f64 -> f64
}

hec.stage @s2{
    hec.assign %mem_global_0.addr = %r_9_2.reg : i32 -> i12
    hec.enable %mem_global_0.r_en : i1
    hec.assign %mem_global_1.addr = %r_10_2.reg : i32 -> i12
    hec.enable %mem_global_1.r_en : i1
    hec.assign %r_5_i_3.reg = %r_5_i_2.reg : i32 -> i32
    hec.assign %r_6_3.reg = %r_6_2.reg : f64 -> f64
    hec.assign %r_9_3.reg = %r_9_2.reg : i32 -> i32
    hec.assign %r_10_3.reg = %r_10_2.reg : i32 -> i32
}
```

TOR to HEC Compilation

➤ cat examples/hec/gemm_ncubed_kernel.mlir

```
hec.component @outline_0(%arg0: i32,%arg1: i32,%arg2: i32,%arg3: i32,%arg4: i32,%arg5: i1) -> (%arg6: f64,%arg7: i1)
{interface="naked", style="pipeline"}{
    %r_13_13.reg = hec.primitive "r_13_13" is "register" : f64
    %mulf_outline_0_0.operand0, operand1, result = hec.primitive
        "mulf_outline_0_0" is "mul_float" : f64, f64, f64
}

hec.component @main(%arg0: i1) -> (%arg1: i1)
{interface="naked", style="STG"}{
    %r_main_0.reg = hec.primitive "r_main_0" is "register" : i1
    %r_main_1.reg = hec.primitive "r_main_1" is "register" : i1
    %r_main_2.reg = hec.primitive "r_main_2" is "register" : i32
    %r_main_3.reg = hec.primitive "r_main_3" is "register" : i32
    %outline_0_0.in0, in1, in2, in3, in4, go, out0, done = hec.instance
        "outline_0_0" @outline_0 : i32, i32, i32, i32, i32, i1, f64, i1
}
```


RTL Generation

➤ cat examples/chisel/gemm_ncubed_kernel.scala

```
class main extends MultiIOModule {
    val done = IO(Output(Bool()))
    done := 0.U
    val outline_0_0 = Module(new outline_0)
    val var8 = IO(Output(UInt(64.W)))
    object State extends ChiselEnum { val s0, s1, s1_entry, s2, s2_entry, s3,
        s4, s5, s5_wait, s6, s7, s8, s9, s10 = Value }
    val state = RegInit(State.s0)
    switch (state) {
        is (State.s1) {
            val var90 = 0.U <= 62.U
            var76 := var90
            val var91 = !var90
            state := State.s2;
            when (var91.asBool()) { state := State.s10; }
        }
        is (State.s10) { done := 1.U }
    }
}
```

Hestia

- An efficient cross-level debugger for HLS designs that enables breakpoints and stepping at multiple granularity



Debugging at SCF

```
➤ cd hestia/tutorial/examples/case1  
➤ hestia command.tcl  
➤ continue  
➤ mem op_3  
➤ exit  
➤ cat data/D_out.txt
```

Differs from output result.

```
load scf.json  
load_memory_file op_0 data/A.txt  
load_memory_file op_1 data/B.txt  
load_memory_file op_2 data/C.txt  
call main  
  
RETURN:  
op_3 Memory {  
    store: [  
        I32(30773412), I32(43773702), I32(39399768),  
        I32(42375816),  
        I32(39878346), I32(46819968), I32(38864916),  
        I32(42650712),  
        I32(41010798), I32(41823036), I32(32292810),  
        I32(33290802),  
        I32(41601426), I32(40812594), I32(42230898),  
        I32(43038654),  
        I32(32263200), I32(44749656), I32(40505076), ...  
    ]  
}
```

Debugging interface

```
➤ hestia command.tcl
➤ breakpoint op_116
➤ continue
➤ var op_115
➤ unset_breakpoint op_116
➤ watch op_135_b
➤ watch op_131_b
➤ watch op_115
➤ step 10000
➤ show_op
➤ step 2
```

SHOW VALUE:
op_115 I32(0)


SHOW VALUE:
op_115 I32(6)
op_135_b I32(1)
op_131_b I32(3)
op_115 I32(6)
op_135_b I32(1)
op_131_b I32(3)
op_115 I32(6) ...

Computation { operands: ["op_135_b", "op_113"], op_type: "shift_left", name: "op_114", ret_type: "i32" }

SHOW VALUE:
op_115 I32(6)
op_135_b I32(1)
op_131_b I32(3)
op_115 I32(7)
op_135_b I32(1)
op_131_b I32(3)


Multi-level Interpreter

- **Schedule simulation is organized as an instance pool**
 - Valuable insights into the timing behavior of the design




Multi-level Interpreter

- Schedule simulation is organized as an instance pool
 - Valuable insights into the timing behavior of the design




Multi-level Interpreter

- Structural interpreter constructs a hierarchical structure
 - Controller, primitives, sub-modules



Multi-level Interpreter

- Structural interpreter constructs a hierarchical structure
 - Controller, primitives, sub-modules



Simulation Speedup

- cd ../../benchmarks/collection1
- time hestia command/aeloss_push/tor.tcl
- time hestia command/aeloss_push/hec.tcl

| | TOR IR | HEC IR |
|-------|---------|---------|
| Cycle | 1502609 | 1502706 |
| Time | 2.019s | 37.711s |

Debugging at TOR & HEC levels

```
➤ cd ../../examples/case2  
➤ hestia tor.tcl  
➤ cat data/C_out.txt
```

Same as the output result.

Cycle count: 26283

```
op_0 Memory{  
    store: [  
        I32(738698), I32(34), I32(90), I32(26), I32(24), I32(57),  
        I32(14), I32(68), I32(5), I32(58), I32(12), I32(86), I32(0),  
        I32(46), I32(26), I32(94), I32(1099936), I32(1070152),  
        I32(78), I32(29), I32(46), I32(90), I32(47), I32(70),  
        I32(51),  
        I32(80), I32(31), I32(93), I32(57), I32(27), I32(12), ...  
    ]  
}
```

```
load tor.json  
load_memory_file op_0 data/C.txt  
load_memory_file op_1 data/A.txt  
load_memory_file op_2 data/B.txt  
call main  
continue  
mem op_0  
exit
```

Debugging at TOR & HEC levels

➤ hestia hec_wrong.tcl

```
load hec_wrong.json
load_memory_file mem_global_0 data/C.txt
load_memory_file mem_global_1 data/A.txt
load_memory_file mem_global_2 data/B.txt
call main
continue
mem mem_global_0
exit
```

thread 'main' panicked at src/lib/basetype.rs:168:35:
index out of bounds: the len is 256 but the index is 256

Debugging at TOR & HEC levels

➤ hestia cosim.tcl

thread 'main' panicked at src/lib/equal.rs:77:17:
assertion `left == right` failed:

Value Mismatch:

operation "op_44" and primitive "muli_main_0"
at state @s14
left: I32(624)
right: I32(432)

```
load tor.json
load_memory_file op_0 data/C.txt
load_memory_file op_1 data/A.txt
load_memory_file op_2 data/B.txt
call main
load hec_wrong.json
#load hec.json
load_memory_file mem_global_0 data/C.txt
load_memory_file mem_global_1 data/A.txt
load_memory_file mem_global_2 data/B.txt
call main
load_equal equal.json
cosim
exit
```

Debugging at TOR & HEC levels

```
➤ hestia cosim.tcl  
➤ diff hec_wrong.json hec.json
```

```
< "dst": "r_main_2.reg",  
---  
> "dst": "r_main_5.reg",
```

*Cosimulation
Pass*

```
load tor.json  
load_memory_file op_0 data/C.txt  
load_memory_file op_1 data/A.txt  
load_memory_file op_2 data/B.txt  
call main  
#load hec_wrong.json  
load hec.json  
load_memory_file mem_global_0 data/C.txt  
load_memory_file mem_global_1 data/A.txt  
load_memory_file mem_global_2 data/B.txt  
call main  
load_equal equal.json  
cosim  
exit
```

Summary

- **Multi-level IR infrastructure**
 - Shows remarkable flexibility to domain-specific applications
- **Systolic array generation**
 - Achieves optimization in specific tasks through sophisticated dataflow and loop transformations, enhancing performance.
- **High-level synthesis and debugger**
 - Essential for reliable hardware design and verification

Thank you!