Setup

- A: Download the docker image
 - Please follow the handout or our website
 - https://ericlyun.me/tutorial-date2025
- B: Login our server
 - First, you need a SSH key
 - check if your SSH directory exists
 - win: C:\Users\<username>/.ssh
 - linux: \$HOME/.ssh
 - mac: /Users/<username>/.ssh
 - if not exists, you need to create one
 - reference link

```
# Windows, open PowerShell

ssh-keygen -t ed25519 -C "<email>"

Linux, open terminal

ssh-keygen -t ed25519 -C "<email>"


Mac, open terminal

ssh-keygen -t ed25519 -C "<email>"
```

SSH public key can be found in <SSH>/id_ed25519.pub

Setup

- A: Download the docker image
 - Please follow the handout or our website
 - https://ericlyun.me/tutorial-date2025
- B: Login our server
 - www.ahs.ericlyun.me
 - Click SSH Login
 - Enter your name and ssh key
 - Follow the output to connect






Setup

- A: Download the docker image
 - Please follow the handout or our website
 - https://ericlyun.me/tutorial-date2025

Please use the following command: ssh root@ahs.ericlyun.me -p 11601

- B: Login our server
 - You can use PowerShell/terminal
 - Or, you can use VSCode
 - Ctrl-Shift-P / 企光P, type Remote: Show Remote Menu
 - select SSH to install the extension
 - Ctrl-Shift-P / ①光P, type Remote-SSH: Add New SSH Host
 - paste "ssh root@ahs.ericlyun.me" –p xxxxx"
 - Ctrl-Shift-P / ①光P, type Remote-SSH: Connect to Host
 - Ctrl-K + Ctrl-O, open /root/repos folder (optional: download)




Select configured SSH host or enter user@host ahs.ericlyun.me

Outline

- High-level synthesis and DSL
 - Hector (ICCAD'22), FCCM'23, MICRO'24, TRETS'25

- HDL for Chip Design
 - Cement (FPGA'24)

Synthesis Flow



Quick Try

• Run:

```
cd popa/examples
bash ./hls-tutorial.sh generate [basic/SA]
```

Input and Output

```
Func mm SA(Buffer<int> &A, Buffer<int> &B)
   Var i("i"), j("j"), k("k");
  URE X("X", Int(32), {k, j, i}), Y("Y", Int(32), {k, j, i}), Z("Z", Int(32), {k, j, i}), C("C");
   X(k, j, i) = select(j == 0, A(k, i), X(k, j-1, i));
   Y(k, j, i) = select(i == 0, B(j, k), Y(k, j, i-1));
   Z(k, j, i) = select(k == 0, 0, Z(k-1, j, i)) + X(k, j, i) * Y(k, j, i);
                                                                                    Uniform Recurrence Equation (URE)
   C(j, i) = select(k == N-1, Z(k, j, i));
   X.merge_ures(Y, Z, C);
   X.set_bounds(i, 0, M,
             j, 0, 5,
             k, 0, N);
   Var ii("ii"), jj("jj");
                                                                                   Space-time Transform (STT)
   X.tile(j, i, jj, ii, 2, 2);
   X.space_time_transform(jj, ii);
   Var kk("kk");
                                                                                    Loop Transformation
   X.split(k, k, kk, 4);
                              Input Specification
   X.reorder(kk, jj, ii, k);
   X.vectorize(kk);
                            (matrix-multiply.cpp)
```

Quick Try

• Run:

```
cd popa/examples
bash ./hls-tutorial.sh generate [basic/SA]
```

Input and Output

```
affine.for %arg3 = 0 to 2 {
                                                                                                                                                                                                                                           affine.for %arg4 = 0 to 2
                                                                                                                                                                                                                                             affine.for %arg5 = 0 to 4 \{
                                                                                                                                                                                                                                              %0 = affine.load %alloc 4[%arg5, %arg4 - 1, %arg3] : memref<4x2x2xi32>
                                                                                                                                                                                                                                              %1 = affine.load %alloc[%arg5 + %arg2 * 4, %arg3 + %arg0 * 2] : memref<16x16x132>
Func mm SA(Buffer<int> &A, Buffer<int> &B)
                                                                                                                                                                                                                                              %2 = arith.index_cast %arg4 : index to i32
                                                                                                                                                                                                                                              %3 = arith.cmpi eq, %2, %c0_i32 : i32
                                                                                                                                     for (X.s0.i.i, 0, 8) {
                                                                                                                                                                                                                                              %4 = arith.select %3, %1, %0 : i32
     Var i("i"), j("j"), k("k");
                                                                                                                                      pipelined (X.s0.j.j, 0, 8) {
                                                                                                                                                                                                                                              affine.store %4, %alloc_4[%arg5, %arg4, %arg3] : memref<4x2x2xi32>
                                                                                                                                                                                                                                              %5 = affine.load %alloc_3[%arg5, %arg4, %arg3 - 1] : memref<4x2x2xi32>
     URE X("X", Int(32), {k, j, i}), Y("Y", Int(32), {k, j, i}), Z("Z", Int(32), {k, j, i}), C("C");
                                                                                                                                       pipelined (X.s0.k.k, 0, 4) {
                                                                                                                                                                                                                                              %6 = affine.load %alloc_0[%arg4 + %arg1 * 2, %arg5 + %arg2 * 4] : memref<16x16x132>
                                                                                                                                         unrolled (X.s0.i.ii, 0, 2) {
                                                                                                                                                                                                                                              %7 = arith.index_cast %arg3 : index to i32
     X(k, j, i) = select(j == 0, A(k, i), X(k, j-1, i));
                                                                                                                                                                                                                                              %8 = arith.cmpi eq, %7, %c0_i32 : i32
                                                                                                                                          unrolled (X.s0.j.jj, 0, 2) {
     Y(k, j, i) = select(i == 0, B(j, k), Y(k, j, i-1));
                                                                                                                                                                                                                                              %9 - arith.select %8, %6, %5 : i32
                                                                                                                                                                                                                                              affine.store %9, %alloc_3[%arg5, %arg4, %arg3] : memref<4x2x2xi32>
                                                                                                                                           unrolled (X.s0.k.kk, 0, 4) {
     Z(k, j, i) = select(k == 0, 0, Z(k-1, j, i)) + X(k, j, i) * Y(k, j, i);
                                                                                                                                                                                                                                              %10 = affine.load %alloc_3[%arg5, %arg4, %arg3] : memref<4x2x2xi32>
                                                                                                                                            Evaluate(write_shift_reg("X.shreg", X.s0.k.kk, X.s0.j.jj,
                                                                                                                                                                                                                                              %11 = affine.load %alloc_4[%arg5, %arg4, %arg3] : memref<4x2x2xi32>
     C(j, i) = select(k == N-1, Z(k, j, i));
                                                                                                                                                                                                                                              %12 = arith.muli %11, %10 : i32
                                                                                                                                            Evaluate(write_shift_reg("Y.shreg", X.s0.k.kk, X.s0.j.jj,
                                                                                                              Lower
                                                                                                                                                                                                                    Lower
                                                                                                                                                                                                                                              %13 = affine.load %alloc_2[%arg4, %arg3] : memref<2x2xi32>
                                                                                                                                            Evaluate(write_shift_reg("Z.shreg", X.s0.j.jj, X.s0.i.ii,
                                                                                                                                                                                                                                              %14 = arith.index cast %arg2 : index to i32
                                                                                                                                                                                                                                              %15 = arith.cmpi eq, %14, %c0_i32 : i32
     X.merge_ures(Y, Z, C);
                                                                                                                                                                                                                                              %16 = arith.index_cast %arg5 : index to i32
     X.set_bounds(i, 0, M,
                                                                                                                                                                                                                                              %17 = arith.cmpi eq, %16, %cθ_i32 : i32
                                                                                                                                                                                                                                              %18 = arith andi %17 %15 · i1
                     j, 0, 5,
                                                                                                                                                                                                                                              %19 - arith.select %18, %c0 i32, %13 : i32
                                                                                                                                                                                                                                              %20 = arith.addi %19, %12 : i32
                     k, 0, N);
                                                                                                                                                                                                                                              affine.store %20, %alloc_2[%arg4, %arg3] : memref<2x2xi32>
                                                                                                                                        unrolled (X.s0.i.ii_1, 0, 2) {
                                                                                                                                                                                                                                              %21 = arith.index_cast %arg2 : index to i32
                                                                                                                                         unrolled (X.s0.j.jj_1, 0, 2) {
                                                                                                                                                                                                                                              %22 = arith.cmpi eq, %21, %c3_i32 : i32
     Var ii("ii"), jj("jj");
                                                                                                                                                                                                                                              %23 = arith.index cast %arg5 : index to i32
                                                                                                                                          Evaluate(image_store("C", (struct halide_buffer_t *)C.buffer
                                                                                                                                                                                                                                              %24 = arith.cmpi eq, %23, %c3_i32 : i32
     X.tile(j, i, jj, ii, 2, 2);
                                                                                                                                                                                                                                              %25 = arith.andi %24, %22 : i1
     X.space_time_transform(jj, ii);
                                                                                                                                                                                                                                               %26 = affine.load %alloc_2[%arg4, %arg3] : memref<2x2xi32>
                                                                                                                                                                                                                                                affine.store %26, %alloc_1[%arg4 + %arg1 * 2, %arg3 + %arg0 * 2] : memref<16x16x132>
     Var kk("kk");
     X.split(k, k, kk, 4);
                                                                                                                                                                                                                                          } {unroll = 0 : i32}
                                                 Input Specification
                                                                                                                                                          Sched IR
                                                                                                                                                                                                                                         } {pipeline = 1 : i32}
     X.reorder(kk, jj, ii, k);
     X.vectorize(kk);
                                                                                                                                                                                                                                                             SCF IR
                                             (matrix-multiply.cpp)
                                                                                                                                                     (SchedIR SA)
                                                                                                                                                                                                                                                  (SCF_SA.mlir)
```

affine.for %arg1 = 0 to 8 {
 affine.for %arg2 = 0 to 4 {

How to Express the Dataflow?

Each loop iteration is associated with unique variables: X_{ijk} , Y_{ijk} , Z_{ijk}

UREs -
$$\begin{bmatrix} X_{ijk} = a_{ik} \text{ if } j = 0, X_{i(j-1)k} \text{ otherwise} \\ Y_{ijk} = b_{kj} \text{ if } i = 0, Y_{(i-1)jk} \text{ otherwise} \\ Z_{ijk} = 0 \text{ if } k = 0, Z_{ij(k-1)} + X_{ijk} Y_{ijk} \text{ otherwise} \end{bmatrix}$$

Final result: Z_{ijk} if k reaches its max

Uniform Recurrence Equations (UREs):

- Recursive definition
- Uniform dependency
- Dynamic single assignment form

Specification

```
X(k, j, i) = select(j == 0, A(k, i), X(k, j-1, i)); select(condition, x, y) Y(k, j, i) = select(i == 0, B(j, k), Y(k, j, i-1)); = (condition? x: y) Z(k, j, i) = select(k == 0, 0, Z(k-1, j, i)) + X(k, j, i) * Y(k, j, i); C(j, i) = select(k == K-1, Z(k, j, i));
```

Dataflow Mapping

Space-time Transform

- Mapping loop instances onto spatial PEs
- Schedule instance execution in a temporal order

Map each point to a new space of (x, y, t)

$$STT\begin{pmatrix} \begin{bmatrix} i \\ j \\ k \end{bmatrix} \end{pmatrix} = \begin{bmatrix} x \\ y \\ t \end{bmatrix}$$
Space
$$STT = \begin{pmatrix} P \\ T \end{pmatrix}$$

Space part:

$$P = \begin{bmatrix} i & j & k \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix} \quad \begin{aligned} x &= i \\ y &= j \end{aligned}$$

Map point (i, j, k) to (x, y)

$$T = \begin{pmatrix} i & j & k \\ 1 & 1 & 1 \end{pmatrix} \quad t = k + j + i$$

Schedule point (i, j, k) at time t

Dataflow Mapping

Space-time Transform

- Mapping loop instances onto spatial PEs
- Schedule instance execution in a temporal order

```
PE(0,0) t=0:

Map a_{00}->X_{000}, b_{00}->Y_{000}, 0->Z_{000}

PE(0,0) t=1:

Map a_{01}->X_{001}, b_{10}->Y_{001}, Z_{000}->Z_{001}

Map X_{000}->X_{010} (reuse of a_{00})


Map Y_{000}->Y_{100} (reuse of b_{00})

PE(0,0) t=2:

Map a_{02}->X_{002}, b_{20}->Y_{002}, Z_{001}->Z_{002}

Map X_{001}->X_{011} (reuse of a_{01})

Map Y_{001}->Y_{101} (reuse of b_{10})
```



Quick Try


Run:

- ./hls-tutorial run basic
- ./hls-tutorial run SA


Then you will get:

	basic	SA
Cycle	15411	1691

The systolic array achieves a 9X speedup compared to the basic version




Synthesis Flow



BLAS Development

- Using the DSL to develop BLAS routines
 - Navigate to popa/examples/BLAS
- Leveraging the triangularity, symmetry, and band structure of matrices
 - TRSV: Triangular matrix-vector solve
 - SYMV: Symmetric matrix-vector multiplication
 - GBMV: Banded matrix-vector multiplication




Banded


GBMV

Example: TRSV

TRSV: Solve Ax=b where A is a triangular matrix

A forward substitution process





Our recent work - A dataflow accelerator for SpTRSV that exploits structural sparsity patterns in solving PDEs (ISCA'25)




github.com/pku-liang/telos

Results

Level	Kernel	Name	Compute	Frequency	LUTs	DSPs	Throughputs	Speedup
Level 3	GEMM	matrix-matrix multiply	$C = \alpha AB + \beta C$	244 Mhz	49%	86%	620 GFlops	-
	SYMM	symmetric matrix-matrix multiply	$C = \alpha AB + \beta C, A = A^T$	244 Mhz	49%	86%	620 GFlops	-
	SYRK	symmetric rank-k update to a matrix	$C = \alpha A A^T + \beta C$	259 Mhz	43%	68%	513 GFlops	1.93X
	SYR2K	symmetric rank-2k update to a matrix	$C = \alpha A B^T + \alpha B A^T + \beta C$	253 Mhz	48%	68%	476 GFlops	1.81X
	TRSM	Solves a triangular matrix equation	Solve $Ax = B$	239 Mhz	51%	72%	402 GFlops	-
	TRMM	triangular matrix-matrix multiply	$B = \alpha AB$	238 Mhz	44%	68%	471 GFlops	1.93X
Level 2	GEMV	matrix-vector multiply	$y = \alpha A x + \beta y$	282 Mhz	20%	2%	16 GFlops	-
	GBMV	banded matrix-vector multiply	$y = \alpha A x + \beta y$	277 Mhz	21%	2%	16 GFlops	7.35X
	SYMV	symmetric matrix-vector multiply	$y = \alpha A x + \beta y$	267 Mhz	39%	4%	15 GFlops	1.79X
	TRMV	triangular matrix-vector multiply	x = Ax	254 Mhz	23%	2%	15 GFlops	1.75X
	TRSV	Solves a triangular matrix equation	Solve $Ax = B$	303 Mhz	18%	2%	16 GFlops	-

- Synthesized using Intel OpenCL SDK, tested on Intel A10 FPGA
- 1.8X-7.4X speedup by leveraging special matrix properties

Synthesis Flow



Quick Try

• Run:

```
cd hector
bash examples/hls_script.sh hector examples
```

Then you will get several directories:

```
examples/tor-raw/
examples/tor-split/
examples/hec/
examples/chisel/
```


ToR IR


Provide a high-level control flow for hardware information

Two parts, time graph and functional operations

Four types of nodes: normal, call, if and loop


```
tor.topo (0 to 7) {
  tor.from 0 to 1 "seq:1"
  tor.from 1 to 2 "seq:1"
  tor.from 2 to 3 "call"
  tor.from 1 to 4 "seq:2"
  tor.from 3, 4 to 5 "if"
  tor.from 5 to 6 "seq:1"
  tor.from 0 to 7 "for"
}
```





ToR IR

- Functional operations present algorithmic specification with high-level information
 - Bind each operation to the time graph




```
tor.for %i = %c0 to %c10 step %c1 {
    %m = tor.load %mask[%i] on (0 to 1)
    %a = tor.if %m then {
        %x = tor.addi %i %c1 on (1 to 2)
        %y = tor.subi %i %c1 on (1 to 2)
        %fx = tor.call @f(%x, %y) on (2 to 3)
        tor.yield %fx
    } else {
        %ii = tor.muli %i %i on (1 to 4)
        tor.yield %ii
    } on (1 to 5)
    tor.store %a to %A[%i] on (5 to 6)
} on (0 to 7)
```

HEC IR

Three components

- State Transition Graph, Pipeline stages, Handshake




```
component @STG {
  // allocations
 stateset {
    state @Idle {
      // assigns
      transition {
        goto @Start if %cond
    state @Start {
      transition {
        goto @Done
    state @Done {
      transition {
        goto @Idle
```

HEC IR

Three components

State Transition Graph, Pipeline stages, Handshake




```
component @Pipe {
   // allocations
   stageset {
      stage @stage0 {
          // assigns
      }
      stage @stage1 {
          // assigns
          hec.assign %add2.lhs = %add0.res
          hec.assign %add2.rhs = %add1.res
      }
      stage @stage2 {
          // assigns
      }
      stage @stage3 {
          // assigns
          deliver %mul1.res, %add3.res
      }
    }
} {"pipeline",II=1}
```

HEC IR

Three components

State Transition Graph, Pipeline stages, Handshake




```
component @Handshake (%in1,%in2,%out){
  // allocations
  %shift.in,res = primitive . "shift"
  %add.lhs,rhs,res = primitive . "addi"
  // elastic units
  %merge.i1,i2,o = primitive . "merge"
 %fork.i,o1,o2 = primitive . "fork"
 graph {
   assign %fork.i = %in1
    assign %shift.in = %fork.o1
    assign %add.lhs = %in2
   assign %add.rhs = %f.o2
   assign %merge.i1 = %shift.res
    assign %merge.i2 = %add.res
    assign %out = %merge.o
}{ handshake"}
```

Hestia

 An efficient cross-level debugger for HLS designs that enables breakpoints and stepping at multiple granularity

Breakpoint
Watchpoint
Step
Continue
Switch
Load
.....



Debugging interface

cd hestia/tutorial/examples/case1 ▶ hestia command.tcl ▶ breakpoint op 116 > continue ➤ unset breakpoint op 116 ➤ watch op 135 b ➤ watch op 131 b ➤ watch op 115 ➤ step 10000 > show op

```
SHOW VALUE:
    op 115 I32(0)
SHOW VALUE:
        op_115 I32(6)
    op_135_b I32(1)
    op_131_b I32(3)
    op_115 I32(6)
    op_135_b I32(1)
    op_131_b I32(3)
    op_115 I32(6) ...
Computation { operands: ["op_135_b",
"op_113"], op_type: "shift_left", name:
"op_114", ret_type: "i32" }
SHOW VALUE:
    op_115 I32(6)
    op_135_b I32(1)
    op_131_b I32(3)
    op_115 I32(7)
    op_135_b I32(1)
    op_131_b I32(3)
```


➤ step 2

Outline


- High-level synthesis and DSL
 - Hector (ICCAD'22), FCCM'23, MICRO'24, TRETS'25

- HDL for Chip Design
 - Cement (FPGA'24)

Cement: Evolved HDL and Framework for Chip Design








Embedded HDL (eHDL)

design hardware in advanced programming language (Scala, Python)

HLS: design hardware in C/C++



software-like control description



bluespec



published at FPGA'24

Youwei Xiao, Zizhang Luo, Kexing Zhou, and Yun Liang. 2024. Cement: Streamlining FPGA Hardware Design with Cycle-Deterministic eHDL and Synthesis. FPGA '24. https://doi.org/10.1145/3626202.3637561

High-level HDL: describe hardware as rules

Today, we introduce cmt2!

as the successor of ...

□ pku-liang / Cement Public

Cement (cmt1)

published at FPGA'24

Rust-embedded HDL


cmt2!

rule-based design



software-like control description

In Rust, cmt2 project looks like...



Hello Rust World!

touch
\$REPOS/cmt2/crates/cmtc/examples/hello.rs

```
// This is the main function.
fn main() {
   // Print text to the console.
   println!("Hello World!");
}
```

create hello.rs file ↑

click [run] above fn main, or ...

under directory \$REPOS/cmts

Cargo is Rust's build system and package manager. It's easy-to-use!

More user-friendly than sbt for Scala/Chisel!

■ cargo run --example hello

Hello cmt2!

at the top of hello.rs


```
1 use cmtc::ehdl::*;
2 use cmtrs::*;
3
4 itfc_declare! {
5    param T;
6    struct A2B {
7       a: input param T,
8       b: output param T,
9    }
10    method run(a) → (b);
11 }
```

use clauses import cmt2's eHDL and compiler features

itfc_declare! is a macro
macro in Rust transforms code at the token-level

The left code creates ...


- A module interface named A2B;
- It has one input port a, one output port b, both of which have type T.
- It exposes a method run for external world to invoke!



cmt2is rule-based HDL

```
1 use cmtc::ehdl::*;
2 use cmtrs::*;
3
4 itfc_declare! {
5   param T;
6   struct A2B {
7    a: input param T,
8   b: output param T,
9  }
10  method run(a) → (b);
11 }
```

at the top of hello.rs



Hardware logic is organized as **rules** – the execution unit!

Don't be afraid!

Just consider one rule as a group of operations that execute atomically

In cmt2, we have two types of rules: *method* rules and *always* rules:

- method rule need to be invoked (Bluespec method)
- always rule runs actively (Bluespec rule)


cmt2is rule-based HDL

```
12
13 #[module]
14 fn add1() → A2B {
15  let t = Type::UInt(4);
16  let io = io! { T: &t};
17  let run = method!(
18    (io.a) → (io.b) {
19    ret!(io.a + 1.lit(&t))
20  }
21  );
22 }
23
```

following itfc_declare!

fn starts a function!

The #[module] macro transfoms the function add1 to create a module of the interface A2B



Now, types are given, rules are filled -- Module is completely described!

cmt2 generates SystemVerilog

```
23
24 fn main() → anyhow::Result<()>
{
25  elaborate(add1(),
  sv_config("add1.sv"))?;
26  Ok(())
27 }
```


following fn add1

The new main function to call elaborate for the add1 module

click [run] above fn main, or ...

Show features by examples


as the successor of ...



Finite Impulse Response



We provide three implementation



rule-based design

```
fir_3: fixed length of 3
./crates/cmtc/examples/fir.rs line 18-46
gen_fir: arbitrary length
./crates/cmtc/examples/fir.rs line 48-78
gen_fir_addertree:
  arbitrary length with adder tree
./crates/cmtc/examples/fir.rs line 132-174
```

Rust-embedded HDL

FIR Example: Testbench & Simulation

```
itfc_declare!(struct TB {});
#[module]
fn make_tb(t: &Type, dut: FIR) → TB {
   io! {};
   anno!("is_tb": "true");
   let dut = instance!(dut);
   let mut cycle = instance!(Integer::new());
   //...
   let exit = always!([cycle.ge(int(20))]
      () { sim_exit!();}
   );
   let tick = always!(
      () { cycle %= &cycle + int(1); }
   );
}
```

Tb is also described as **rules**, but will not be synthesized into hardware

```
□ cd $REPOS/cmt2
□ cargo run --example fir run Rust
□ cd ./tb/fir_tb1_ksim
□ make all simulator make
□ ./FIR_s6 run the simulation program
```

input: 71
cycle: 0 output: 0
input: 57
cycle: 1 output: 71
input: 36
cycle: 2 output: 65522
input: 18
cycle: 3 output: 192
input: 77
cycle: 4 output: 153
input: 28
cycle: 5 output: 167
input: 62

Elaboration creates a simulation directory

./crates/cmtc/examples/fir.rs line 127-173


```
fn main() → anyhow::Result<()> {
  let t = Type::SInt(16);
  // generate tb and simulation workspace
  let fir3 = fir_3(&t, 1, -1, 3);
  let tb1 = make_tb(&t, fir3);
  elaborate(tb1, ksim_config("./tb/fir_tb1_ksim"))?
}
```

./crates/cmtc/examples/fir.rs line 176-204

Possible Outputs

General Matrix Multiplication





```
1 itfc_declare!(
     param DT; data type
     param AT; address type
                                memories
    struct GEMM {
       amem : itfc Mem1r1w2d{DT: param AT, AT: param AT},
      bmem : itfc Mem1r1w2d{DT: param DT, AT: param AT},
       cmem : itfc Mem1r1w2d{DT: param DT, AT: param AT},
       finish: output Type::UInt(1),
    };
    method start();
    method finish() \rightarrow (finish);
12);
```

./crates/cmtc/examples/gemm.rs line 25-36

GeMM Example: FSM

```
software-like control
   1 let start = method!(
                                            description
                  keyword
          fsm;
                                                       i= 0 to n-1
         a for loop
                                                    init: i=0
  i %= 0.lit(&at);
  0.lit(&at).lt(n.lit(&at));
                                                    i < n i = 0 = > 0 < n
  i %= &i + 1.lit(&at);
                                                    update: i=i+1
  i.lt((n-1).lit(&at))
                                                    i < n i = i + 1 = > i < n - 1
                          1 for_!((
                             j %= 0.lit(&at);
                             0.lit(&at).lt(n.lit(&at)); // init cond
                             j %= &j + 1.lit(&at);
        j=0 to n-1
                             j.lt((n-1).lit(&at))
Tutorial @ DATE 2025
                                                  Yun (Eric) Liang @ Peking University
```


```
1 seq!{
     for k in 0..n {
       step!{
         io.amem.rd0(&i, k.lit(&at));
         io.bmem.rd0(k.lit(&at), &j);
         if k \neq \emptyset {
           acc %= mac.mac(
             io.amem.rd1(),
             io.bmem.rd1(),
             8acc
     step!{
       io.cmem.write(
         mac.mac(
           io.amem.rd1(),
           io.bmem.rd1(),
           8acc
         &i, &j);
       acc %= 0.lit(dt);
25 }
```

GeMM Example: FSM innermost body

for i in 0..n

– for j in 0..n

```
the following steps will be
seq! { done in a sequence
  for k in 0...n { generate n steps
    step!{
      io.amem.rd0(&i, k.lit(&at));
      io.bmem.rd0(k.lit(&at), &j);
      if k \neq \emptyset {
        acc %= mac.mac(
          io.amem.rd1(),
          io.bmem.rd1(),
          &acc
                 feed memory address
                 get memory data
                 invoke MAC
                 accumulate result
```



GeMM Example: FSM last step

for i in 0..n

&i, &j);

25 }

acc %= 0.lit(dt);

```
Seq
      step0
                  step1
                              step2
                                         step3
                                                 ··· step n
                             amem.rd0
                                        amem.rd0
      amem.rd0
                 amem.rd0
                                        bmem.rd1
                 bmem.rd1
     bmem.rd1
                            bmem.rd1
                                                     amem.rd1
                 amem.rd1
                          → amem.rd1
                                      → amem.rd1
                                                    → bmem.rd1
                 bmem.rd1
                          → bmem.rd1 → bmem.rd1
                                                       mac
                    mac
                               mac
                                           mac
                                                        acc
                    acc
                                acc
                                           acc
                                                     cmem.write
```

GeMM Example: Simulation

```
■ cd $REPOS/cmt2
■ cargo run --example gemm
■ cd ./tb/gemm_ksim
■ make all
■ ./GEMM_s16_i8
```

Commands to run simulation


```
Input 15 9: a[15][9]=24 b[9][15]=0
Input 15 10: a[15][10]=25 b[10][15]=1
Input 15 11: a[15][11]=26 b[11][15]=0
Input 15 12: a[15][12]=27 b[12][15]=1
Input 15 13: a[15][13]=28 b[13][15]=0
Input 15 14: a[15][14]=29 b[14][15]=1
Input 15 15: a[15][15]=30 b[15][15]=0
Start at cycle 256
Complete at cycle 4626
C[0][0] = 64
C[0][1]= 56
C[0][2] = 64
C[0][3] = 56
C[0][4] = 64
C[0][5] = 56
C[0][6] = 64
```

Expected results

```
Cycles= ((16 + 1) //k
 \times 16 + 1) //j + 1 cycle to init
 \times 16 + 1 //i + 1 cycle to init
 = 4369 + 1 cycle to write finish
```

Summary

- Webpage: https://ericlyun.me/tutorial-date2025/
 - Papers, presentation, code



Simulation Speedup

- > cd hestia/tutorial/benchmarks/collection1
- > time hestia command/aeloss_push/tor.tcl
- > time hestia command/aeloss_push/hec.tcl

	TOR IR	HEC IR
Cycle	1502609	1502706
Time	2.019s	37.711s