1

ECE385 Experiment #3

Eric Meyers, Ryan Helsdingen

Section ABG; TAs: Ben Delay, Shuo Liu

February 10th, 2016

emeyer7, helsdin2

I. INTRODUCTION

HE purpose of this lab is to design and construct a four-bit serial logic processor that performs a total of eight logical operations in a bit-wise fashion. There are two four-bit words stored in two shift registers.

II. PRE-LAB

Part A) Describe the simplest (two-input one-output) circuit that can optionally invert a signal (i.e., one input determines if the output is equal to the other input or equal to the other input inverted). Sketch your circuit.

Answer: The logic needed is shown in the following truth table:

A	В	Inverted?
0	0	Yes
0	1	No
1	0	No
1	1	Yes

This truth table can be created using a NXOR gate which is essentially a comparator.

SHOW DIAGRAM FOR PART A HERE

Part B) Explain how a modular design such as that presented above improves testability and cuts down development time. Propose an approach that could be used to troubleshoot the modular circuit above if it appeared to be completing the computation cycle correctly but was not giving the correct output. (Be specific.)

Answer: A modular design allows the operator to unit-test each individual module. Once each module is successfully tested, the entire system can be integrated into a whole-system and tested. A modular design ideally will cut down the debugging time needed on the system as a whole.

III. DESCRIPTION OF CIRCUIT

The team designed a total of four modular subsystems in this lab. The following sub-systems were designed and constructed:

- 1) Loader and Data In
- 2) Computation Unit
- 3) Function Output Router
- 4) Control Logic Finite State Machine (FSM)

Each sub-system was tested individually and system integration tests were performed at the end

IV. STATE DIAGRAM

V. DESIGN

VI. BLOCK DIAGRAM

VII. CIRCUIT/LOGIC DIAGRAMS

Please refer t

VIII. COMPONENT LAYOUT SHEET
IX. DOCUMENTATION FROM EXPERIMENT
X. CONCLUSION

XI. FIGURES