# R8C/Tiny Series Software Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER

Before using this material, please visit our website to confirm that this is the most current document available.

Rev. 1.00 Revision date: Jun. 19, 2003

#### Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or t he products contained therein.

## **Using This Manual**

This manual is written for the R8C/Tiny series software. This manual can be used for all types of microcomputers having the R8C/Tiny series CPU core.

The reader of this manual is expected to have the basic knowledge of electric and logic circuits and microcomputers.

This manual consists of six chapters. The following lists the chapters and sections to be referred to when you want to know details on some specific subject.

This manual also contains quick references immediately after the Table of Contents. These quick references will help you quickly find the pages for the functions or instruction code/number of cycles you want to know.

A table of Q&A, symbols, a glossary, and an index are appended at the end of this manual.

## M16C Family Documents

## M16C family supports the following documents;

Type of documents	Contents
Short sheet	Overview of hardware
Data sheet	Overview of hardware, electrical characteristics
Hardware Manual	Hardware specifications (pin assignment, memory map, specifica-
	tions of peripheral functions, electrical characteristics, timing chart)
Software Manual	Detailed description about operation of instruction (assembly lan-
	guage)
Application Note	Application example of peripheral function
	Sample program
	Method for creating programs using assembly and C languages

# Table of Contents

Chap	oter 1	Overview	
	1.1 Feat	tures of R8C/Tiny series	.2
	1.1.1	Features of R8C/Tiny series	.2
	1.1.2	Speed performance	.2
	1.2 Addı	ress Space	.3
	1.3 Regi	ister Configuration	. 4
	1.3.1	Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)	. 4
	1.3.2	Address registers (A0 and A1)	.5
	1.3.3	Frame base register (FB)	.5
	1.3.4	Program counter (PC)	.5
	1.3.5	Interrupt table register (INTB)	.5
	1.3.6	User stack pointer (USP) and interrupt stack pointer (ISP)	.5
	1.3.7	Static base register (SB)	.5
	1.3.8	Flag register (FLG)	.5
	1.4 Flag	Register (FLG)	.6
	1.4.1	Bit 0: Carry flag (C flag)	.6
	1.4.2	Bit 1: Debug flag (D flag)	.6
	1.4.3	Bit 2: Zero flag (Z flag)	.6
	1.4.4	Bit 3: Sign flag (S flag)	.6
	1.4.5	Bit 4: Register bank select flag (B flag)	.6
	1.4.6	Bit 5: Overflow flag (O flag)	.6
	1.4.7	Bit 6: Interrupt enable flag (I flag)	.6
	1.4.8	Bit 7: Stack pointer select flag (U flag)	.6
	1.4.9	Bits 8-11: Reserved area	.6
	1.4.10	Bits 12-14: Processor interrupt priority level (IPL)	.7
	1.4.1	1 Bit 15: Reserved area	.7
	1.5 Regi	ister Bank	.8
	1.6 Inter	nal State after Reset is Cleared	.9
	1.7 Data	Types	10
	1.7.1	Integer	10
	1.7.2	Decimal	11
	1.7.3	Bits	12
	1.7.4	String	15

1.8 Data Arrangement	16
1.8.1 Data Arrangement in Register	16
1.8.2 Data Arrangement in Memory	17
1.9 Instruction Format	18
1.9.1 Generic format (:G)	18
1.9.2 Quick format (:Q)	18
1.9.3 Short format (:S)	18
1.9.4 Zero format (:Z)	18
1.10 Vector Table	19
1.10.1 Fixed Vector Table	19
1.10.2 Variable Vector Table	20
Chapter 2 Addressing Modes	
2.1 Addressing Modes	22
2.1.1 General instruction addressing	22
2.1.2 Special instruction addressing	22
2.1.3 Bit instruction addressing	22
2.2 Guide to This Chapter	23
2.3 General Instruction Addressing	24
2.4 Special Instruction Addressing	27
2.5 Bit Instruction Addressing	30
Chapter 3 Functions	
3.1 Guide to This Chapter	34
3.2 Functions	39
Chapter 4 Instruction Code/Number of Cycles	
4.1 Guide to This Chapter	136
4.2 Instruction Code/Number of Cycles	138
Chapter 5 Interrupt	
5.1 Outline of Interrupt	246
5.1.1 Types of Interrupts	246
5.1.2 Software Interrupts	247
5.1.3 Hardware Interrupts	248

5.2 Inte	rrupt Control	.249
5.2.1	I Flag	. 249
5.2.2	IR Bit	.249
5.2.3	ILVL2 to ILVL0 bis, IPL	.250
5.2.4	Rewrite the interrupt control register	. 251
5.3 Inte	rrupt Sequence	. 252
5.3.1	Interrupt Response Time	.253
5.3.2	Changes of IPL When Interrupt Request Acknowledged	. 253
5.3.3	Saving Registers	. 254
5.4 Retu	urn from Interrupt Routine	. 255
5.5 Inte	rrupt Priority	. 256
5.6 Mult	iple Interrupts	. 257
5.7 Pred	cautions for Interrupts	.259
5.7.1	Reading address 0000016	. 259
5.7.2	Setting the stack pointer	.259
5.7.3	Rewrite the interrupt control register	. 259
Chapter 6	Calculation Number of Cycles	
6.1 Inst	ruction queue buffer	.262

**Quick Reference in Alphabetic Order** 

function	instruction code		1 .	
	mondon code		function	instruction code
	/number of cycles			/number of cycles
39	138	DIVU	68	171
				172
				173
42	140	DSUB	71	175
44	146	ENTER	72	177
	147		73	178
	150		74	178
48	150	FCLR	75	179
49	152	FSET	76	180
49	152	INC	77	180
49	152	INT	78	181
49	152	INTO	79	182
49	152	J <i>Cnd</i>	80	182
49	152	JEQ/Z	80	182
49	152	JGE	80	182
49	152	JGEU/C	80	182
49	152	JGT	80	182
49	152	JGTU	80	182
49	152	JLE	80	182
49	152	JLEU	80	182
49	152	JLT	80	182
49	152	JLTU/NC	80	182
49	152	JN	80	182
50	153	JNE/NZ	80	182
51	154	JNO	80	182
52	154	JO	80	182
53	155	JPZ	80	182
54	156	JMP	81	183
55	156	JMPI	82	185
56	157	JSR	83	187
57	157	JSRI	84	188
58	158	LDC	85	189
59	159	LDCTX	86	191
60	160	LDE	87	191
61	160	LDINTB	88	192
62	161	LDIPL	89	193
64	165	MOV	90	193
65	167	MOVA	92	200
66	169		1	+
	45 47 48 49 49 49 49 49 49 49 49 49 49	41       140         42       140         44       146         45       147         47       150         48       150         49       152 <td< td=""><td>41         140         DSBB           42         140         DSUB           44         146         ENTER           45         147         EXITD           47         150         EXTS           48         150         FCLR           49         152         INC           49         152         INT           49         152         INTO           49         152         JCnd           49         152         JCNd           49         152         JGE           49         152         JGE           49         152         JGEU/C           49         152         JGTU           49         152         JGTU           49         152         JLE           49         152         JLE           49         152         JLT           49         152         JLT           49         152         JLTU/NC           49         152         JLT           49         152         JLT           49         152         JN           50         153         JNE/NZ     <td>41 140 DSBB 70  42 140 DSUB 71  44 146 ENTER 72  45 147 EXITD 73  47 150 EXTS 74  48 150 FCLR 75  49 152 INC 77  49 152 INT 78  49 152 JCnd 80  49 152 JGEU/C 80  49 152 JGT 80  49 152 JGT 80  49 152 JLEU 80  49 155 JLEU 80  49 155 JLEU 80  50 153 JNE/NZ 80  51 154 JNO 80  52 154 JO 80  53 155 JPZ 80  56 157 JSR 83  57 157 JSR 83  58 158 LDC 85  60 160 LDE 87  61 160 LDINTB 88  62 161 LDIPL 89  64 165 MOV 90  65 167 MOVA 92</td></td></td<>	41         140         DSBB           42         140         DSUB           44         146         ENTER           45         147         EXITD           47         150         EXTS           48         150         FCLR           49         152         INC           49         152         INT           49         152         INTO           49         152         JCnd           49         152         JCNd           49         152         JGE           49         152         JGE           49         152         JGEU/C           49         152         JGTU           49         152         JGTU           49         152         JLE           49         152         JLE           49         152         JLT           49         152         JLT           49         152         JLTU/NC           49         152         JLT           49         152         JLT           49         152         JN           50         153         JNE/NZ <td>41 140 DSBB 70  42 140 DSUB 71  44 146 ENTER 72  45 147 EXITD 73  47 150 EXTS 74  48 150 FCLR 75  49 152 INC 77  49 152 INT 78  49 152 JCnd 80  49 152 JGEU/C 80  49 152 JGT 80  49 152 JGT 80  49 152 JLEU 80  49 155 JLEU 80  49 155 JLEU 80  50 153 JNE/NZ 80  51 154 JNO 80  52 154 JO 80  53 155 JPZ 80  56 157 JSR 83  57 157 JSR 83  58 158 LDC 85  60 160 LDE 87  61 160 LDINTB 88  62 161 LDIPL 89  64 165 MOV 90  65 167 MOVA 92</td>	41 140 DSBB 70  42 140 DSUB 71  44 146 ENTER 72  45 147 EXITD 73  47 150 EXTS 74  48 150 FCLR 75  49 152 INC 77  49 152 INT 78  49 152 JCnd 80  49 152 JGEU/C 80  49 152 JGT 80  49 152 JGT 80  49 152 JLEU 80  49 155 JLEU 80  49 155 JLEU 80  50 153 JNE/NZ 80  51 154 JNO 80  52 154 JO 80  53 155 JPZ 80  56 157 JSR 83  57 157 JSR 83  58 158 LDC 85  60 160 LDE 87  61 160 LDINTB 88  62 161 LDIPL 89  64 165 MOV 90  65 167 MOVA 92

**Quick Reference in Alphabetic Order** 

Mnemonic	See page for	See page for	Mnemonic	See page for	See page for
	function	instruction code		function	instruction code
		/number of cycles			/number of cycles
MOV <i>Dir</i>	93	201	ROT	112	220
MOVHH	93	201	RTS	113	221
MOVHL	93	201	SBB	114	222
MOVLH	93	201	SBJNZ	115	224
MOVLL	93	201	SHA	116	225
MUL	94	203	SHL	117	228
MULU	95	205	SMOVB	118	230
NEG	96	207	SMOVF	119	231
NOP	97	207	SSTR	120	231
NOT	98	208	STC	121	232
OR	99	209	STCTX	122	233
POP	101	211	STE	123	233
POPC	102	213	STNZ	124	235
POPM	103	213	STZ	125	235
PUSH	104	214	STZX	126	236
PUSHA	105	216	SUB	127	236
PUSHC	106	216	TST	129	239
PUSHM	107	217	UND	130	241
REIT	108	217	WAIT	131	241
RMPA	109	218	XCHG	132	242
ROLC	110	218	XOR	133	243
RORC	111	219			

## **Quick Reference by Function**

Function	Mnemonic	Content	See page for	See page for
			function	instruction code
				/number of cycles
Transfer	MOV	Transfer	90	193
	MOVA	Transfer effective address	92	200
	MOVDir	Transfer 4-bit data	93	201
	POP	Restore register/memory	101	211
	POPM	Restore multiple registers	103	213
	PUSH	Save register/memory/immediate data	104	214
	PUSHA	Save effective address	105	216
	PUSHM	Save multiple registers	107	217
	LDE	Transfer from extended data area	87	191
	STE	Transfer to extended data area	123	233
	STNZ	Conditional transfer	124	235
	STZ	Conditional transfer	125	235
	STZX	Conditional transfer	126	236
	XCHG	Exchange	132	242
Bit	BAND	Logically AND bits	47	150
manipulation	BCLR	Clear bit	48	150
	BM <i>Cnd</i>	Conditional bit transfer	49	152
	BNAND	Logically AND inverted bits	50	153
	BNOR	Logically OR inverted bits	51	154
	BNOT	Invert bit	52	154
	BNTST	Test inverted bit	53	155
	BNXOR	Exclusive OR inverted bits	54	156
	BOR	Logically OR bits	55	156
	BSET	Set bit	57	157
	BTST	Test bit	58	158
	BTSTC	Test bit & clear	59	159
	BTSTS	Test bit & set	60	160
	BXOR	Exclusive OR bits	61	160
Shift	ROLC	Rotate left with carry	110	218
	RORC	Rotate right with carry	111	219
	ROT	Rotate	112	220
	SHA	Shift arithmetic	116	215
	SHL	Shift logical	117	228
Arithmetic	ABS	Absolute value	39	138
	ADC	Add with carry	40	138
	ADCF	Add carry flag	41	140
	ADD	Add without carry	42	140
	CMP	Compare	62	161
	DADC	Decimal add with carry	64	165

## **Quick Reference by Function**

Function	Mnemonic	Content	See page for	See page for
			function	instruction code
				/number of cycles
Arithmetic	DADD	Decimal add without carry	65	167
	DEC	Decrement	66	169
	DIV	Signed divide	67	170
	DIVU	Unsigned divide	68	171
	DIVX	Singed divide	69	172
	DSBB	Decimal subtract with borrow	70	173
	DSUB	Decimal subtract without borrow	71	175
	EXTS	Extend sign	74	178
	INC	Increment	77	180
	MUL	Signed multiply	94	203
	MULU	Unsigned multiply	95	205
	NEG	Two's complement	96	207
	RMPA	Calculate sum-of-products	109	218
	SBB	Subtract with borrow	114	222
	SUB	Subtract without borrow	127	236
Logical	AND	Logical AND	45	147
	NOT	Invert all bits	98	208
	OR	Logical OR	99	209
	TST	Test	129	239
	XOR	Exclusive OR	133	243
Jump	ADJNZ	Add & conditional jump	44	146
	SBJNZ	Subtract & conditional jump	115	224
	JCnd	Jump on condition	80	182
	JMP	Unconditional jump	81	184
	JMPI	Jump indirect	82	185
	JSR	Subroutine call	83	187
	JSRI	Indirect subroutine call	84	188
	RTS	Return from subroutine	113	221
String	SMOVB	Transfer string backward	118	230
	SMOVF	Transfer string forward	119	231
	SSTR	Store string	120	231
Other	BRK	Debug interrupt	56	157
	ENTER	Build stack frame	72	177
	EXITD	Deallocate stack frame	73	178
	FCLR	Clear flag register bit	75	179
	FSET	Set flag register bit	76	180
	INT	Interrupt by INT instruction	78	181
	INTO	Interrupt on overflow	79	182
	LDC	Transfer to control register	85	189
	LDCTX	Restore context	86	189
	LDINTB	Transfer to INTB register	88	192

## **Quick Reference by Function**

Function	Mnemonic	Content	See page for function	See page for instruction code /number of cycles
Other	LDIPL	Set interrupt enable level	89	193
	NOP	No operation	97	207
	POPC	Restore control register	102	213
	PUSHC	Save control register	106	216
	REIT	Return from interrupt	108	216
	STC	Transfer from control register	121	232
	STCTX	Save context	122	233
	UND	Interrupt for undefined instruction	130	241
	WAIT	Wait	131	241

## **Quick Reference by Addressing (general instruction addressing)**

Mnemonic	Addressing														See page	See page for	
	R0L/R0	R0H/R1	R1L/R2	R1H/R3	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	#IMM	for function	instruction code /number of cycles
ABS	0	0	0	0	0	0	0	0	0	0	0					39	138
ADC	0	0	0	0	0	0	0	0	0	0	0	0	0			40	138
ADCF	0	0	0	0	0	0	0	0	0	0	0					41	140
ADD*1	0	0	0	0	0	0	0	0	0	0	0	0	0			42	140
ADJNZ*1	0	0	0	0	0	0	0	0	0	0	0				0	44	146
AND	0	0	0	0	0	0	0	0	0	0	0	0	0			45	147
CMP	0	0	0	0	0	0	0	0	0	0	0	0	0			62	161
DADC	0	0										0	0			64	165
DADD	0	0										0	0			65	167
DEC	0	0			0			0			0					66	169
DIV	0	0	0	0	0	0	0	0	0	0	0	0	0			67	170
DIVU	0	0	0	0	0	0	0	0	0	0	0	0	0			68	171
DIVX	0	0	0	0	0	0	0	0	0	0	0	0	0			69	172
DSBB	0	0										0	0			70	173
DSUB	0	0										0	0			71	175
ENTER												0				72	177
EXTS	0		○*²			0	0	0	0	0	0					74	178
INC	○ <sub>*3</sub>	O*4			0			0			0					77	180
INT															0	78	181
JMPI*1	0	0	0	0	0	0	0	0		0	0					82	185
JSRI*1	0	0	0	0	0	0	0	0		0	0					83	187
LDC*1	0	0	0	0	0	0	0	0	0	0	0		0			85	189
LDE <sup>*1</sup>	0	0	0	0	0	0	0	0	0	0	0					87	191
LDINTB														0		88	192
LDIPL															0	89	193

<sup>\*1</sup> Has special instruction addressing.

<sup>\*2</sup> Only R1L can be selected.

<sup>\*3</sup> Only R0L can be selected.

<sup>\*4</sup> Only R0H can be selected.

## **Quick Reference by Addressing (general instruction addressing)**

Mnemonic	Addressing														See page	See page for	
	ROL/RO	R0H/R1	R1L/R2	R1H/R3	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	#IMM	for function	instruction code /number of cycles
MOV*1	0	0	0	0	0	0	0	0	0	0	0	0	0			90	193
MOVA	0	0	0	0	0		0	0	0	0	0					92	200
MOV <i>Dir</i>	0	0	0	0		0	0	0	0	0	0					93	201
MUL	0	0	0	0	0	0	0	0	0	0	0	0	0			94	203
MULU	0	0	0	0	0	0	0	0	0	0	0	0	0			95	205
NEG	0	0	0	0	0	0	0	0	0	0	0					96	207
NOT	0	0	0	0	0	0	0	0	0	0	0					98	208
OR	0	0	0	0	0	0	0	0	0	0	0	0	0			99	209
POP	0	0	0	0	0	0	0	0	0	0	0					101	211
POPM*1	0	0	0	0	0											103	213
PUSH	0	0	0	0	0	0	0	0	0	0	0					104	214
PUSHA							0	0	0	0	0					105	216
PUSHM*1	0	0	0	0	0											107	217
ROLC	0	0	0	0	0	0	0	0	0	0	0					110	218
RORC	0	0	0	0	0	0	0	0	0	0	0					111	219
ROT	0	0	0	0	0	0	0	0	0	0	0				0	112	220
SBB	0	0	0	0	0	0	0	0	0	0	0	0	0			114	222
SBJNZ*1	0	0	0	0	0	0	0	0	0	0	0				0	115	224
SHA*1	0	0	0	0	0	0	0	0	0	0	0				0	116	225
SHL*1	0	0	0	0	0	0	0	0	0	0	0				0	117	228
STC*1	0	0	0	0	0	0	0	0	0	0	0					121	232
STCTX*1											0					122	233
STE*1	0	0	0	0	0	0	0	0	0	0	0					123	233
STNZ	0	0						0			0	0				124	235
STZ	0	0						0			0	0				125	235

<sup>\*1</sup> Has special instruction addressing.

## **Quick Reference by Addressing (general instruction addressing)**

Mnemonic		Addressing														See page	See page for
	R0L/R0	R0H/R1	R1L/R2	R1H/R3	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	#IMM	for function	instruction code /number of cycles
STZX	0	0						0			0	0				126	236
SUB	0	0	0	0	0	0	0	0	0	0	0	0	0			127	236
TST	0	0	0	0	0	0	0	0	0	0	0	0	0			129	239
XCHG	0	0	0	0	0	0	0	0	0	0	0					132	242
XOR	0	0	0	0	0	0	0	0	0	0	0	0	0			133	243

## **Quick Reference by Addressing (special instruction addressing)**

Mnemonic	Addressing								See page	See page for					
												_		for function	instruction code
	0	三		3R1			_					TB			/number of cycles
	20[A	dsp:20[A1]	0.	R2R0/R3R1		Ō	8[SF	_	ഫ്	ISP/USP		INTBL/INTBH			cycles
	dsp:20[A0]	:dsp	abs20	R2R	A1A0	[A1A0]	dsp:8[SP]	label	SB/FB	ISP/	FLG	E E	PC		
ADD*1										0				42	140
ADJNZ*1								0						44	146
JCnd								0						80	182
JMP			0					0						81	184
JMPI <sup>*1</sup>	0	0		0	0									82	185
JSR			0					0						83	187
JSRI*1	0	0		0	0									84	188
LDC*1									0	0	0	0		85	189
LDCTX			0											86	189
LDE*1	0		0			0								87	191
LDINTB												O*4		88	192
MOV*1							0							90	193
POPC									0	0	0	0		102	213
POPM*1									0					103	213
PUSHC									0	0	0	0		106	216
PUSHM*1									0					107	217
SBJNZ*1								0						115	224
SHA*1				0										116	225
SHL*1				0										117	228
STC*1				0	0				0	0	0	0	0	121	232
STCTX*1			0											122	233
STE*1	0		0			0								123	233

<sup>\*1</sup> Has general instruction addressing.

<sup>\*2</sup> INTBL and INTBH cannot be set simultaneously when using the LDINTB instruction.

## **Quick Reference by Addressing (bit instruction addressing)**

Mnemonic	Addressing									See page	See page for	
	bit, Rn	bit, An	[An]	base:8[An]	bit,base:8[SB/FB]	base:16[An]	bit,base:16[SB]	bit,base:16	bit,base:11	U/I/O/B/S/Z/D/C	for function	instruction code /number of cycles
BAND	0	0	0	0	0	0	0	0			47	150
BCLR	0	0	0	0	0	0	0	0	0		48	150
BM <i>Cnd</i>	0	0	0	0	0	0	0	0		0	49	152
BNAND	0	0	0	0	0	0	0	0			50	153
BNOR	0	0	0	0	0	0	0	0			21	154
BNOT	0	0	0	0	0	0	0	0	0		52	154
BNTST	0	0	0	0	0	0	0	0			53	155
BNXOR	0	0	0	0	0	0	0	0			54	156
BOR	0	0	0	0	0	0	0	0			55	156
BSET	0	0	0	0	0	0	0	0	0		57	157
BTST	0	0	0	0	0	0	0	0	0		58	158
BTSTC	0	0	0	0	0	0	0	0			59	159
BTSTS	0	0	0	0	0	0	0	0			60	160
BXOR	0	0	0	0	0	0	0	0			61	160
FCLR										0	75	179
FSET										0	76	180

# **Chapter 1**

## **Overview**

- 1.1 Features of R8C/Tiny series
- 1.2 Address Space
- 1.3 Register Configuration
- 1.4 Flag Register (FLG)
- 1.5 Register Bank
- 1.6 Internal State after Reset is Cleared
- 1.7 Data Types
- 1.8 Data Arrangement
- 1.9 Instruction Format
- 1.10 Vector Table

## 1.1 Features of R8C/Tiny Series

The R8C/Tiny series is single-chip microcomputer developed for built-in applications where the microcomputer is built into applications equipment.

The R8C/Tiny series support instructions suitable for the C language with frequently used instructions arranged in one- byte op-code. Therefore, it allows you for efficient program development with few memory capacity regardless of whether you are using the assembly language or C language. Furthermore, some instructions can be executed in clock cycle, making fast arithmetic processing possible.

Its instruction set consists of 89 discrete instructions matched to the R8C's abundant addressing modes. This powerful instruction set allows to perform register-register, register-memory, and memory-memory operations, as well as arithmetic/logic operations on bits and 4-bit data.

Some R8C/Tiny series models incorporate a multiplier, allowing for high-speed computation.

#### 1.1.1 Features of R8C/Tiny series

#### Register configuration

Data registers Four 16-bit registers (of which two registers can be used as 8-bit registers)

Address registers Two 16-bit registers
Base registers Two 16-bit registers

#### Versatile instruction set

C language-suited instructions (stack frame manipulation): ENTER, EXITD, etc.

Register and memory-indiscriminated instructions: MOV, ADD, SUB, etc.

Powerful bit manipulate instructions: BNOT, BTST, BSET, etc.

4-bit transfer instructions: MOVLL, MOVHL, etc.

Frequently used 1-byte instructions: MOV, ADD, SUB, JMP, etc.

High-speed 1-cycle instructions: MOV, ADD, SUB, etc.

#### •Fast instruction execution time

Shortest 1-cycle instructions: 89 instructions include 20 1-cycle instructions.

(Approximately 75% of instructions execute in five cycles or under.)

#### 1.1.2 Speed performance

Register-register transfer 0.1 µs

Register-memory transfer 0.1 µs

Register-register addition/subtraction 0.1 µs

8 bits x 8 bits register-register operation 0.2 μs

16 bits x 16 bits register-register operation 0.250 µs

16 bits / 8 bits register-register operation 0.904 µs

32 bits / 16 bits register-register operation 1.248 µs

#### Conditions

- -Products with built-in Multiplier
- -Clock frequency 20 MHz

## 1.2 Address Space

Fig. 1.2.1 shows an address space.

Addresses 0000016 through 002FF16 make up an SFR (special function register) area. In individual models of the R8C/Tiny series, the SFR area extends from 002FF16 toward lower addresses.

Addresses from 0040016 on make up a memory area. In individual models of the R8C/Tiny series, a RAM area extends from address 0040016 toward higher addresses, and a ROM area extends from 0FFFF16 toward lower addresses. Addresses 0FFDC16 through 0FFFF16 make up a fixed vector area.




Figure 1.2.1 Address space

## 1.3 Register Configuration

The central processing unit (CPU) contains the 13 registers shown in Figure 1.3.1. Of these registers, R0, R1, R2, R3, A0, A1, and FB each consist of two sets of registers configuring two register banks.




Figure 1.3.1 CPU register configuration

#### 1.3.1 Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

The data registers (R0, R1, R2, and R3) consist of 16 bits, and are used primarily for transfers and arithmetic/logic operations.

Registers R0 and R1 can be halved into separate high-order (R0H, R1H) and low-order (R0L, R1L) parts for use as 8-bit data registers. For some instructions, moreover, you can combine R2 and R0 or R3 and R1 to configure a 32-bit data register (R2R0 or R3R1).

#### 1.3.2 Address registers (A0 and A1)

The address registers (A0 and A1) consist of 16 bits, and have the similar functions as the data registers. These registers are used for address register-based indirect addressing and address register-based relative addressing.

For some instructions, registers A1 and A0 can be combined to configure a 32-bit address register (A1A0).

#### 1.3.3 Frame base register (FB)

The frame base register (FB) consists of 16 bits, and is used for FB-based relative addressing.

#### 1.3.4 Program counter (PC)

The program counter (PC) consists of 20 bits, indicating the address of an instruction to be executed next.

#### 1.3.5 Interrupt table register (INTB)

The interrupt table register (INTB) consists of 20 bits, indicating the initial address of an interrupt vector table.

#### 1.3.6 User stack pointer (USP) and interrupt stack pointer (ISP)

There are two types of stack pointers: user stack pointer (USP) and interrupt stack pointer (ISP), each consisting of 16 bits.

The stack pointer (USP/ISP) you want can be switched by a stack pointer select flag (U flag).

The stack pointer select flag (U flag) is bit 7 of the flag register (FLG).

#### 1.3.7 Static base register (SB)

The static base register (SB) consists of 16 bits, and is used for SB-based relative addressing.

#### 1.3.8 Flag register (FLG)

The flag register (FLG) consists of 11 bits, and is used as a flag, one bit for one flag. For details about the function of each flag, see Section 1.4, "Flag Register (FLG)."

## 1.4 Flag Register (FLG)

Figure 1.4.1 shows a configuration of the flag register (FLG). The function of each flag is detailed below.

#### 1.4.1 Bit 0: Carry flag (C flag)

This flag holds a carry, borrow, or shifted-out bit that has occurred in the arithmetic/logic unit.

#### 1.4.2 Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is set (= 1), a single-step interrupt is generated after an instruction is executed. When an interrupt is acknowledged, this flag is cleared to 0.

#### 1.4.3 Bit 2: Zero flag (Z flag)

This flag is set when an arithmetic operation resulted in 0; otherwise, this flag is 0.

#### 1.4.4 Bit 3: Sign flag (S flag)

This flag is set when an arithmetic operation resulted in a negative value; otherwise, this flag is 0.

#### 1.4.5 Bit 4: Register bank select flag (B flag)

This flag selects a register bank. If this flag is 0, register bank 0 is selected; if the flag is 1, register bank 1 is selected.

#### 1.4.6 Bit 5: Overflow flag (O flag)

This flag is set when an arithmetic operation resulted in overflow.

#### 1.4.7 Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

When this flag is 0, the interrupt is disabled; when the flag is 1, the interrupt is enabled. When the interrupt is acknowledged, this flag is cleared to 0.

#### 1.4.8 Bit 7: Stack pointer select flag (U flag)

When this flag is 0, the interrupt stack pointer (ISP) is selected; when the flag is 1, the user stack pointer (USP) is selected.

This flag is cleared to 0 when a hardware interrupt is acknowledged or an INT instruction of software interrupt numbers 0 to 31 is executed.

#### 1.4.9 Bits 8-11: Reserved area

#### 1.4.10 Bits 12-14: Processor interrupt priority level (IPL)

The processor interrupt priority level (IPL) consists of three bits, allowing you to specify eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt's priority level is higher than the processor interrupt priority level (IPL), this interrupt is enabled.

#### 1.4.11 Bit 15: Reserved area




Figure 1.4.1 Configuration of flag register (FLG)

## 1.5 Register Bank

The R8C/Tiny has two register banks, each configured with data registers (R0, R1, R2, and R3), address registers (A0 and A1), and frame base register (FB). These two register banks are switched over by the register bank select flag (B flag) of the flag register (FLG).

Figure 1.5.1 shows a configuration of register banks.




Figure 1.5.1 Configuration of register banks

#### 1.6 Internal State after Reset is Cleared

The following lists the content of each register after a reset is cleared.

- Data registers (R0, R1, R2, and R3): 000016
- Address registers (A0 and A1): 000016
- Frame base register (FB): 000016
- Interrupt table register (INTB): 0000016
- User stack pointer (USP): 000016
- Interrupt stack pointer (ISP): 000016
- Static base register (SB): 000016
- Flag register (FLG): 000016

## 1.7 Data Types

There are four data types: integer, decimal, bit, and string.

#### 1.7.1 Integer

An integer can be a signed or an unsigned integer. A negative value of a signed integer is represented by two's complement.




Figure 1.7.1 Integer data

#### 1.7.2 Decimal

This type of data can be used in DADC, DADD, DSBB, and DSUB.




Figure 1.7.2 Decimal data

#### 1.7.3 Bits

#### Register bits

Figure 1.7.3 shows register bit specification.

Register bits can be specified by register direct (**bit**, **Rn** or **bit**, **An**). Use **bit**, **Rn** to specify a bit in data register (**Rn**); use **bit**, **An** to specify a bit in address register (**An**).

Bits in each register are assigned bit numbers 0-15, from LSB to MSB. For bit in **bit**, **Rn** and **bit**, **An**, you can specify a bit number in the range of 0 to 15.




Figure 1.7.3 Register bit specification

#### •Memory bits

Figure 1.7.4 shows addressing modes used for memory bit specification. Table 1.7.1 lists the address range in which you can specify bits in each addressing mode. Be sure to observe the address range in Table 1.7.1 when specifying memory bits.




Figure 1.7.4 Addressing modes used for memory bit specification

Table 1.7.1	Bit-Specifying	Address Range
-------------	----------------	---------------

Addressing	Specification	on range	Remarks		
	Lower limit (address)	Upper limit (address)			
bit,base:16	0000016	01FFF16			
bit,base:8[SB]	[SB]	[SB]+0001F16	The access range is 0000016 to 0FFFF16.		
bit,base:11[SB]	[SB]	[SB]+000FF16	The access range is 0000016 to 0FFFF16.		
bit,base:16[SB]	[SB]	[SB]+01FFF16	The access range is 0000016 to 0FFFF16.		
bit,base:8[FB]	[FB]-0001016	[FB]+0000F16	The access range is 0000016 to 0FFFF16.		
[An]	0000016	01FFF16			
base:8[An]	base:8	base:8+01FFF16	The access range is 0000016 to 020FE16.		
base:16[An]	base:16	base:16+01FFF16	The access range is 0000016 to 0FFFF16.		

#### (1) Bit specification by bit, base

Figure 1.7.5 shows the relationship between memory map and bit map.

Memory bits can be handled as an array of consecutive bits. Bits can be specified by a given combination of **bit** and **base**. Using bit 0 of the address that is set to **base** as the reference (= 0), set the desired bit position to **bit**. Figure 1.7.6 shows examples of how to specify bit 2 of address 0000A16.




Figure 1.7.5 Relationship between memory map and bit map




Figure 1.7.6 Examples of how to specify bit 2 of address 0000A16

#### (2) SB/FB relative bit specification

For SB/FB-based relative addressing, use bit 0 of the address that is the sum of the address set to static base register (**SB**) or frame base register (**FB**) plus the address set to **base** as the reference (= 0), and set your desired bit position to **bit**.

#### (3) Address register indirect/relative bit specification

For address register-based indirect addressing, use bit 0 of address 0000016 as the reference (= 0) and set your desired bit position to address register (**An**).

For address register-based relative addressing, use bit 0 of the address set to **base** as the reference (= 0) and set your desired bit position to address register (An).

#### **1.7.4 String**

String is a type of data that consists of a given length of consecutive byte (8-bit) or word (16-bit) data. This data type can be used in three types of string instructions: character string backward transfer (SMOVB instruction), character string forward transfer (SMOVF instruction), and specified area initialize (SSTR instruction).




Figure 1.7.7 String data

## 1.8 Data Arrangement

#### 1.8.1 Data Arrangement in Register

Figure 1.8.1 shows the relationship between a register's data size and bit numbers.




Figure 1.8.1 Data arrangement in register

#### 1.8.2 Data Arrangement in Memory

Figure 1.8.2 shows data arrangement in memory. Figure 1.8.3 shows some examples of operation.




Figure 1.8.2 Data arrangement in memory




Figure 1.8.3 Examples of operation

#### 1.9 Instruction Format

The instruction format can be classified into four types: generic, quick, short, and zero. The number of instruction bytes that can be chosen by a given format is least for the zero format, and increases successively for the short, quick, and generic formats in that order.

The following describes the features of each format.

#### 1.9.1 Generic format (:G)

Op-code in this format consists of two bytes. This op-code contains information on operation and src\*1 and dest\*2 addressing modes.

Instruction code here is comprised of op-code (2 bytes), src code (0-3 bytes), and dest code (0-3 bytes).

#### 1.9.2 Quick format (:Q)

Op-code in this format consists of two bytes. This op-code contains information on operation and immediate data and dest addressing modes. Note however that the immediate data in this op-code is a numeric value that can be expressed by -7 to +8 or -8 to +7 (varying with instruction).

Instruction code here is comprised of op-code (2 bytes) containing immediate data and dest code (0-2 bytes).

#### 1.9.3 Short format (:S)

Op-code in this format consists of one byte. This op-code contains information on operation and src and dest addressing modes. Note however that the usable addressing modes are limited.

Instruction code here is comprised of op-code (1 byte), src code (0-2 bytes), and dest code (0-2 bytes).

#### 1.9.4 Zero format (:Z)

Op-code in this format consists of one byte. This op-code contains information on operation (plus immediate data) and dest addressing modes. Note however that the immediate data is fixed to 0, and that the usable addressing modes are limited.

Instruction code here is comprised of op-code (1 byte) and dest code (0-2 bytes).

- \*1 src is the abbreviation of "source."
- \*2 dest is the abbreviation of "destination."

#### 1.10 Vector Table

There is an interrupt vector table as the vector table. In the interrupt vector table, there are the fixed vector table and the variable vector table.

#### 1.10.1 Fixed Vector Table

The fixed vector table is an address-fixed vector table. The part of the interrupt vector table is allocated to addresses 0FFDC16 through 0FFF16. Figure 1.10.1 shows a fixed vector table.

The interrupt vector table is comprised of four bytes per table. Each vector table must contain the interrupt handler routine's entry address.




Figure 1.10.1 Fixed vector table

#### 1.10.2 Variable Vector Table

The variable vector table is an address-variable vector table. Specifically, this vector table is a 256-byte interrupt vector table that uses the value indicated by the interrupt table register (INTB) as the entry address (IntBase). Figure 1.10.2 shows a variable vector table.

The variable vector table is comprised of four bytes per table. Each vector table must contain the interrupt handler routine's entry address.

Each vector table has software interrupt numbers (0 to 63). The INT instruction uses these software interrupt numbers.

Interrupts from the peripheral functions built in each M16C model are allocated to software interrupt numbers 0 through 31.




Figure 1.10.2 Variable vector table

# Chapter 2

# **Addressing Modes**

- 2.1 Addressing Modes
- 2.2 Guide to This Chapter
- 2.3 General Instruction Addressing
- 2.4 Special Instruction Addressing
- 2.5 Bit Instruction Addressing

# 2.1 Addressing Modes

This section describes addressing mode-representing symbols and operations for each addressing mode. The R8C/Tiny series has three addressing modes outlined below.

# 2.1.1 General instruction addressing

This addressing accesses an area from address 0000016 through address 0FFFF16.

The following lists the name of each general instruction addressing:

- Immediate
- Register direct
- Absolute
- · Address register indirect
- Address register relative
- SB relative
- FB relative
- Stack pointer relative

# 2.1.2 Special instruction addressing

This addressing accesses an area from address 0000016 through address FFFF16 and control registers.

The following lists the name of each specific instruction addressing:

- 20-bit absolute
- Address register relative with 20-bit displacement
- 32-bit address register indirect
- 32-bit register direct
- Control register direct
- Program counter relative

# 2.1.3 Bit instruction addressing


This addressing accesses an area from address 0000016 through address 0FFFF16.

The following lists the name of each bit instruction addressing:

- Register direct
- Absolute
- Address register indirect
- · Address register relative
- SB relative
- FB relative
- FLG direct

# 2.2 Guide to This Chapter

The following shows how to read this chapter using an actual example.



# (1) Name

Indicates the name of addressing.

# (2) Symbol

Represents the addressing mode.


# (3) Explanation

Describes the addressing operation and the effective address range.

# (4) Operation diagram

Diagrammatically explains the addressing operation.

# 2.3 General Instruction Addressing




## Address register relative

# dsp:8[A0] dsp:8[A1]

dsp:16[A1]

The value indicated by displacement (dsp) plus the content of address register (A0/A1)—added not including dsp:16[A0] the sign bits—constitutes the effective address to be operated on.

> However, if the addition resulted in exceeding 0FFFF16, the bits above bit 17 are ignored, and the address returns to 0000016.




#### SB relative

# dsp:8[SB]

The address indicated by the content of static base register (SB) plus the dsp:16[SB] value indicated by displacement (dsp)—added not including the sign bits—constitutes the effective address to be operated on.

> However, if the addition resulted in exceeding 0FFFF16, the bits above bit 17 are ignored, and the address returns to 0000016.




#### FB relative

#### dsp:8[FB]


The address indicated by the content of frame base register (FB) plus the value indicated by displacement (dsp)—added including the sign bits constitutes the effective address to be operated on.


However, if the addition resulted in exceeding 0000016- 0FFFF16, the bits above bit 17 are ignored, and the address returns to 0000016 or OFFFF16.



## Stack pointer relative dsp:8[SP] The address indicated by the content of stack Memory pointer (SP) plus the value indicated by If the dsp value is negative displacement (dsp)—added including the sign bits—constitutes the effective address to be operated on. The stack pointer (SP) here is the one indicated by the U flag. Register However, if the addition resulted in exceeding SP address 0000016- 0FFFF16, the bits above bit 17 are ignored, and the address returns to 0000016 dsp → or 0FFFF16. This addressing can be used in MOV instruction. If the dsp value is positive

# 2.4 Special Instruction Addressing





#### Program counter relative • If the jump length specifier (.length) label is (.S)... Memory the base address plus the value indicated by displacement (dsp)— Base address added not including the sign bitsconstitutes the effective address. dsp $\oplus$ This addressing can be used in JMP label instruction. +0 ≤ dsp≤+7 \*1 The base address is the (start address of instruction + 2). • If the jump length specifier (.length) is Memory (.B) or (.W)... the base address plus the value indicated If the dsp value is negative label by displacement (dsp)—added including the sign bits—constitutes the effective address. dsp $\oplus$ However, if the addition resulted in Base address exceeding 0000016- FFFFF16, the bits above bit 21 are ignored, and the address dsp $\oplus$ returns to 0000016 or FFFFF16. This addressing can be used in JMP and label JSR instructions. If the dsp value is positive If the specifier is (.B), $-128 \le dsp \le +127$ If the specifier is (.W), $-32768 \le dsp \le +32767$ \*2 The base address varies with each instruction.

# 2.5 Bit Instruction Addressing

This addressing can be used in the following instructions: BCLR, BSET, BNOT, BTST, BNTST, BAND, BNAND, BOR, BNOR, BXOR, BNXOR, BM*Cnd*, BTSTS, BTSTC

Register direc	et	
bit,R0 bit,R1 bit,R2 bit,R3 bit,A0 bit,A1	The specified register bit is the object to be operated on.  For the bit position ( <b>bit</b> ) you can specify 0 to 15.	bit , R0  b15  R0  b0  A  Bit position
Absolute	•	
bit,base:16	The bit that is as much away from bit 0 at the address indicated by <b>base</b> as the number of bits indicated by <b>bit</b> is the object to be operated on.  Bits at addresses 0000016 through 01FFF16 can be the object to be operated on.	base  b7  b0  A  Bit position
Address regi	ster indirect	
[A0] [A1]	The bit that is as much away from bit 0 at address 0000016 as the number of bits indicated by address register (A0/A1) is the object to be operated on.  Bits at addresses 0000016 through 01FFF16 can be the object to be operated on.	0000016 b7 b0  A book book book book book book book boo

## Address register relative

base:8[A0]


base:8[A1] base:16[A0]

base:16[A1]

The bit that is as much away from bit 0 at the address indicated by base as the number of bits indicated by address register (A0/A1) is the object to be operated on.

However, if the address of the bit to be operated on exceeds 0FFFF16, the bits above bit 17 are ignored and the address returns to 0000016.

The address range that can be specified by address register (A0/A1) is 8,192 bytes from base.




#### SB relative


bit,base:8[SB] bit,base:11[SB]

The bit that is as much away from bit 0 at the address indicated by static base register (SB) plus the **bit,base:16[SB]** value indicated by **base** (added not including the sign bits) as the number of bits indicated by bit is the object to be operated on.

> However, if the address of the bit to be operated on exceeds 0FFFF16, the bits above bit 17 are ignored and the address returns to 0000016.

The address ranges that can be specified by bit,base: 8, bit,base: 11, and bit,base:16 respectively are 32 bytes, 256 bytes, and 8,192 bytes from the static base register (SB) value.





# **Chapter 3**


# **Functions**

- 3.1 Guide to This Chapter
- 3.2 Functions

# 3.1 Guide to This Chapter

This chapter describes the functionality of each instruction by showing syntax, operation, function, selectable src/dest, flag changes, description examples, and related instructions.

The following shows how to read this chapter by using an actual page as an example.



# (1) Mnemonic

Indicates the mnemonic explained in this page.

# (2) Instruction code/Number of Cycles

Indicates the page in which instruction code/number of cycles is listed.

Refer to this page for instruction code and number of cycles.

# (3) Syntax

Indicates the syntax of the instruction using symbols. If (:format) is omitted, the assembler chooses the optimum specifier.

#### MOV.size (: format) src , dest

#### (a) Mnemonic MOV

Describes the mnemonic.

#### (b) Size specifier size

Describes the data size in which data is handled. The following lists the data sizes that can be specified:

- .B Byte (8 bits)
- .W Word (16 bits)
- .L Long word (32 bits)

Some instructions do not have a size specifier.

#### (c) Instruction format specifier (: format)

Describes the instruction format. If (.format) is omitted, the assembler chooses the optimum speci fier. If (.format) is entered, its content is given priority. The following lists the instruction formats that can be specified:


- :G Generic format
- :Q Quick format
- :S Short format
- :Z Zero format

Some instructions do not have an instruction format specifier.

#### (d) Operand src, dest

Describes the operand.

- (e) Indicates the data size you can specify in (b).
- (f) Indicates the instruction format you can specify in (c).



# (4) Operation


Explains the operation of the instruction using symbols.

## (5) Function

Explains the function of the instruction and precautions to be taken when using the instruction.

# (6) Selectable src / dest (label)

If the instruction has an operand, this indicates the format you can choose for the operand.



- (a) Items that can be selected as src(source).
- (b) Items that can be selected as dest(destination).
- (c) Addressing that can be selected.
- (d) Addressing that cannot be selected.
- (e) Shown on the left side of the slash (R0H) is the addressing when data is handled in bytes (8 bits). Shown on the right side of the slash (R1) is the addressing when data is handled in words (16 bits).

## (7) Flag change

Indicates a flag change that occurs after the instruction is executed. The symbols in the table mean the following:

- " The flag does not change.
- "O" The flag changes depending on condition.


#### (8) Description example

Shows a description example for the instruction.

#### (9) Related instructions

Shows related instructions that cause an operation similar or opposite that of this instruction.

The following explains the syntax of each jump instruction—JMP, JPMI, JSR, and JSRI by using an actual example.



# (3) Syntax

Indicates the instruction syntax using a symbol.



#### (a) Mnemonic JMP

Describes the mnemonic.

#### (b) Jump distance specifier .length

Describes the distance of jump. If (.length) is omitted in JMP or JSR instruction, the assembler chooses the optimum specifier. If (.length) is entered, its content is given priority.

The following lists the jump distances that can be specified:

- .S 3-bit PC forward relative (+2 to +9)
- .B 8-bit PC relative
- .W 16-bit PC relative
- .A 20-bit absolute

# (c) Operand label

Describes the operand.

(d) Shows the jump distance that can be specified in (b).

Absolute value **ABS ABS ABSolute** [Instruction Code/Number of Cycles]

[Syntax]

**ABS.size** 

dest B, W Page=138

# [Operation]

dest ← I dest I

## [Function]

• This instruction takes on an absolute value of *dest* and stores it in *dest*.

# [ Selectable dest ]

	dest										
R0L/R0	R0H/R1	R1L/R2	R1H/R3								
A0/A0	A1/A1	[A0]	[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]								
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16								
dsp:20[A0]											
R2R0											

## [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	_	0	ı	0	0	ı	0

# Conditions

O: The flag is set (= 1) when dest before the operation is -128 (.B) or -32768 (.W); otherwise cleared (= 0).

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

C: The flag is indeterminate.

## [ Description Example ]

ABS.B R<sub>0</sub>L ABS.W Α0

# **ADC**

# Add with carry ADdition with Carry

**ADC** 

## [Syntax]

[Instruction Code/Number of Cycles]

ADC.size src,dest B, W

Page=138

## [ Operation ]

dest ← src + dest + C

#### [Function]

- This instruction adds dest, src, and C flag together and stores the result in dest.
- If dest is an A0 or A1 when the size specifier (.size) you selected is (.B), src is zero-expanded to
  perform calculation in 16 bits. If src is an A0 or A1, operation is performed on the eight low-order bits
  of the A0 or A1.

## [ Selectable src/dest ]

	SI	.c		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

## [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	0	_	0	0	_	0

#### Conditions

- O: The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z: The flag is set when the operation resulted in 0; otherwise cleared.
- C: The flag is set when an unsigned operation resulted in exceeding +65535 (.W) or +255 (.B); otherwise cleared.

#### [ Description Example ]

ADC.B #2,R0L ADC.W A0,R0 ADC.B A0,R0L ADC.B R0L,A0

; A0's 8 low-order bits and R0L are added.

; R0L is zero-expanded and added with A0.

[ Related Instructions ] ADCF,ADD,SBB,SUB

**ADCF** 

# Add carry flag ADdition Carry Flag

**ADCF** 

[Syntax]

[Instruction Code/Number of Cycles]

Page=140

ADCF.size dest B, W

[Operation]

dest ← dest + C

## [Function]

This instruction adds dest and C flag together and stores the result in dest.

# [ Selectable dest ]

	de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0	A1/A1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			
R2R0			

## [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	-	0	ı	0	0	ı	0

# Conditions

- O: The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z: The flag is set when the operation resulted in 0; otherwise cleared.
- C: The flag is set when an unsigned operation resulted in exceeding +65535 (.W) or +255 (.B); otherwise cleared.

#### [ Description Example ]

ADCF.B R0L

ADCF.W Ram:16[A0]

[ Related Instructions ] ADC

ADC,ADD,SBB,SUB

# ADD Add without carry ADDition [Syntax] ADD.size (:format) src,dest G,Q,S (Can be specified) B,W [Operation] dest ← dest + src

#### [Function]

- This instruction adds *dest* and *src* together and stores the result in *dest*.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform calculation in 16 bits. If *src* is an A0 or A1, operation is performed on the eight low-order bits of the A0 or A1.
- If *dest* is a stack pointer when the size specifier (.size) you selected is (.B), *src* is sign extended to perform calculation in 16 bits.

# [ Selectable src/dest ]

(See the next page for *srd dest* classified by format.)

			•				• •
	SI	c		dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP*2
R2R0				R2R0			

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for src and dest simultaneously.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	1	_	0	_	0	0	-	0

#### Conditions

- O: The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z: The flag is set when the operation resulted in 0; otherwise cleared.
- C: The flag is set when an unsigned operation resulted in exceeding +65535 (.W) or +255 (.B); otherwise cleared.

#### [ Description Example ]

ADD.B A0,R0L ; A0's 8 low-order bits and R0L are added.

ADD.B R0L,A0 ; R0L is zero-expanded and added with A0.

ADD.B Ram:8[SB],R0L

ADD.W #2,[A0]

[ Related Instructions ] ADC,ADCF,SBB,SUB

<sup>\*2</sup> Operation is performed on the stack pointer indicated by the U flag. You can choose only #IMM for src.

# [src/dest Classified by Format]

#### **G** format

	sı	c		dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP*2
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### **Q** format

	SI	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
<del>A0/A0</del>				A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM*3	dsp:20[A0]			SP/SP*2	
R2R0				R2R0				

<sup>\*2</sup> Operation is performed on the stack pointer indicated by the U flag. You can choose only #IMM for src.

#### S format\*4

<u> </u>	~ •						
		src		dest			
R0L	R0H	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16			
R0L*5	R0H <sup>*5</sup>	dsp:8[SB]	dsp:8[FB]	R0L*5	R0H <sup>*5</sup>	dsp:8[SB]	dsp:8[FB]
abs16				abs16			

<sup>\*4</sup> You can only specify (.B) for the size specifier (.size).

<sup>\*2</sup> Operation is performed on the stack pointer indicated by the U flag. You can choose only #IMM for src.

<sup>\*3</sup> The range of values that can be taken on is  $-8 \le \#IMM \le +7$ .

<sup>\*5</sup> You cannot choose the same register for *src* and *dest*.

# **ADJNZ**

## Add & conditional jump

# **ADdition then Jump on Not Zero**

B, W

# **ADJNZ**

[Syntax]

[Instruction Code/Number of Cycles]

ADJNZ.size src,dest,label

Page=146

[ Operation ]

 $dest \leftarrow dest + src$ 

if  $dest \neq 0$  then jump label

## [Function]

- This instruction adds dest and src together and stores the result in dest.
- If the addition resulted in any value other than 0, control jumps to **label**. If the addition resulted in 0, the next instruction is executed.
- The op-code of this instruction is the same as that of SBJNZ.

# [ Selectable src/dest/label ]

src	dest			label
	R0L/R0	R0H/R1	R1L/R2	
	R1H/R3	A0/A0	A1/A1	
#IMM*1	[A0]	[A1]	dsp:8[A0]	PC*²–126≦ label≦ PC*²+129
	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	
	abs16			

<sup>\*1</sup> The range of values that can be taken on is  $-8 \le \#IMM \le +7$ .

## [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change	_	_	_	_	_	_	_	_

#### [ Description Example ]

ADJNZ.W #-1,R0,label

[ Related Instructions ]

**SBJNZ** 

<sup>\*2</sup> PC indicates the start address of the instruction.

# AND Logically AND AND [Syntax] AND.size (:format) src,dest AND.size (:format) src,dest G, S (Can be specified) B, W [Operation] dest - src / dest

#### [Function]

- This instruction logically ANDs dest and src together and stores the result in dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform calculation in 16 bits. If *src* is an A0 or A1, operation is performed on the eight low-order bits of the A0 or A1.

#### [ Selectable src/dest ]

(See the next page for *srd dest* classified by format.)

	SI	c		dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

## [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	_	_	0	0	_	_

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

AND.B Ram:8[SB],R0L

AND.B:G A0,R0L ; A0's 8 low-order bits and R0L are ANDed.

AND.B:G R0L,A0 ; R0L is zero-expanded and ANDed with A0.

AND.B:S #3,R0L

[ Related Instructions ] OR,XOR,TST

# [src/dest Classified by Format]

## **G** format

	SI	rc		dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

## S format\*2

	src				dest			
<del>R0L</del>	R0H	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16				
R0L*3	R0H*3	dsp:8[SB]	dsp:8[FB]	R0L*3	R0H*3	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16	<del>A0</del>	A1		

<sup>\*2</sup> You can only specify (.B) for the size specifier (.size).

<sup>\*3</sup> You cannot choose the same register for *src* and *dest*.

**BAND** 

Logically AND bits

Bit AND carry flag

**BAND** 

[ Syntax ]
BAND src

[Instruction Code/Number of Cycles]
Page=150

# [Operation]

 $C \leftarrow src \wedge C$ 

# [Function]

• This instruction logically ANDs the C flag and src together and stores the result in the C flag.

## [ Selectable src ]

src							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
е							

# [ Flag Change ]

Flag	U		0	В	S	Ζ	D	С
Change	_	_	-	1	1	_	_	0

# Conditions

 $\mbox{\bf C}\;$  : The flag is set when the operation resulted in 1; otherwise cleared.

## [ Description Example ]

BAND flag

BAND 4,Ram

BAND 16,Ram:16[SB]

BAND [A0]

[ Related Instructions ]

BOR, BXOR, BNAND, BNOR, BNXOR

**BCLR** 

Clear bit
Bit CLeaR

**BCLR** 

[ Syntax ]

G, S (Can be specified)

[Instruction Code/Number of Cycles]

Page=150

BCLR (:format) dest

[ Operation ]

dest ← 0

## [Function]

• This instruction stores 0 in dest.

# [ Selectable dest ]

dest								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
С	⊖ bit,base:11[SB]*1							

<sup>\*1</sup> This *dest* can only be selected when in S format.

# [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	-	_	-	_	_	-

# [ Description Example ]

BCLR flag

BCLR 4,Ram:8[SB] BCLR 16,Ram:16[SB]

BCLR [A0]

[ Related Instructions ]

BSET,BNOT,BNTST,BTSTC,BTSTS

# **BM**Cnd

Conditional bit transfer

**Bit Move Condition** 

**BM**Cnd

[Syntax]

BMCnd dest

[Instruction Code/Number of Cycles]

Page=152

# [ Operation ]

if true then dest  $\leftarrow$  1 else dest  $\leftarrow$  0

# [Function]

- This instruction transfers the true or false value of the condition indicated by *Cnd* to *dest*. If the condition is true, 1 is transferred; if false, 0 is transferred.
- There are following kinds of Cnd.

Cnd		Condition	Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than	≦	LTU/NC	C=0	Smaller than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	<b>≠</b>
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C∧Z=0	Equal to or smaller than	≧
PZ	S=0	Positive or zero	0≦	N	S=1	Negative	0>
GE	SAO=0	Equal to or greater than	≦	LE	(S∀O) ∨ Z=1	Equal to or smaller than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨ Z=0	Greater than (signed value)	<	LT	S∀0=1	Smaller than (signed value)	>
0	O=1	O flag is 1.		NO	O=0	O flag is 0.	

## [ Selectable dest ]

dest							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
С							

# [ Flag Change ]

Flag	ט	_	0	В	S	Z	D	C
Change	ı	ı	ı	-	ı	l	ı	*1

\*1 The flag changes if you specified the C flag for dest.

## [ Description Example ]

BMN 3,Ram:8[SB]

BMZ C

[ Related Instructions ] J Cnd

**BNAND** 

Logically AND inverted bits

**BNAND** Bit Not AND carry flag

[Syntax] **BNAND** src [Instruction Code/Number of Cycles]

Page=153

# [ Operation ]

$$C \leftarrow \overline{src} \lor C$$

## [Function]

• This instruction logically ANDs the C flag and inverted *src* together and stores the result in the C flag.

# [ Selectable src ]

	src							
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
е								

## [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change	_	_		_	_	_	_	0

#### Condition

C: The flag is set when the operation resulted in 1; otherwise cleared.

# [ Description Example ]

**BNAND** flag

**BNAND** 4,Ram

**BNAND** 16,Ram:16[SB]

**BNAND** [A0]

[ Related Instructions ]

BAND, BOR, BXOR, BNOR, BNXOR

# **BNOR**

Logically OR inverted bits

Bit Not OR carry flag

**BNOR** 

[ Syntax ]
BNOR src

[Instruction Code/Number of Cycles]

Page=154

# [ Operation ]

$$C \leftarrow \overline{src} \lor C$$

# [Function]

• This instruction logically ORs the C flag and inverted *src* together and stores the result in the C flag.

# [ Selectable src ]

src							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
Э							

# [ Flag Change ]

Flag	J	I	0	В	S	Ζ	ם	С
Change	-	-	-	_	_	_	-	0

#### Condition

C: The flag is set when the operation resulted in 1; otherwise cleared.

## [ Description Example ]

BNOR flag BNOR 4,Ram

BNOR 16,Ram:16[SB]

BNOR [A0]

[ Related Instructions ] BAND,BOR,BXOR,BNAND,BNXOR

BNOT

Invert bit
Bit NOT

**BNOT** 

[Syntax]

[Instruction Code/Number of Cycles]

BNOT(:format) dest

G , S (Can be specified)

Page=154

[ Operation ]

dest ← dest

# [Function]

• This instruction inverts dest and stores the result in dest.

# [ Selectable dest ]

dest							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
е	⊖ bit,base:11[SB]*1						

<sup>\*1</sup> This *dest* can only be selected when in S format.

# [ Flag Change ]

Flag	U	ı	0	В	S	Z	D	ပ
Change	_		_	_	_	_	_	ı

# [ Description Example ]

BNOT flag

BNOT 4,Ram:8[SB] BNOT 16,Ram:16[SB]

BNOT [A0]

[ Related Instructions ]

BCLR, BSET, BNTST, BTST, BTSTC, BTSTS

**BNTST** 

Test inverted bit

**Bit Not TeST** 

**BNTST** 

[Syntax]

BNTST src

[Instruction Code/Number of Cycles]

Page=155

# [ Operation ]

Z ← src

C ← src

# [Function]

• This instruction transfers inverted src to the Z flag and inverted src to the C flag.

# [ Selectable src ]

src							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
е							

## [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Change	_	_	_	_	_	0	_	0

# Conditions

Z: The flag is set when *src* is 0; otherwise cleared.

C: The flag is set when src is 0; otherwise cleared.

## [ Description Example ]

BNTST flag

BNTST 4,Ram:8[SB]
BNTST 16,Ram:16[SB]

BNTST [A0]

[ Related Instructions ]

BCLR, BSET, BNOT, BTST, BTSTC, BTSTS

**BNXOR** 

Exclusive OR inverted bits

Bit Not eXclusive OR carry flag

**BNXOR** 

[ Syntax ] BNXOR

Die Hot Oxfoldor of Our our y ha

[Instruction Code/Number of Cycles]
Page=156

[ Operation ]

src

# [Function]

• This instruction exclusive ORs the C flag and inverted *src* and stores the result in the C flag.

# [ Selectable src ]

src							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
е							

# [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	-	_	ı	_	_	0

## Conditions

C: The flag is set when the operation resulted in 1; otherwise cleared.

## [ Description Example ]

BNXOR flag

BNXOR 4,Ram

BNXOR 16,Ram:16[SB]

BNXOR [A0]

[ Related Instructions ]

BAND,BOR,BXOR,BNAND,BNOR

**BOR** 

Logically OR bits

Bit OR carry flag

**BOR** 

[ Syntax ]
BOR src

[Instruction Code/Number of Cycles]

Page=156

# [ Operation ]

C ← src ∨ C

# [Function]

• This instruction logically ORs the C flag and src together and stores the result in the C flag.

# [ Selectable src ]

src							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
С							

## [Flag Change]

	Flag	U	ı	0	В	S	Ζ	D	ဂ
C	Change	-	_	ı	_	_	-	-	0

## Conditions

C: The flag is set when the operation resulted in 1; otherwise cleared.

## [ Description Example ]

BOR flag BOR 4,Ram

BOR 16,Ram:16[SB]

BOR [A0]

[ Related Instructions ]

BAND,BXOR,BNAND,BNOR,BNXOR

**BRK** 

Debug interrupt
BReaK

**BRK** 

[ Syntax ] BRK [Instruction Code/Number of Cycles]

Page=157

[ Operation ]

#### [Function]

- This instruction generates a BRK interrupt.
- The BRK interrupt is a nonmaskable interrupt.

#### [ Flag Change ]\*1

Flag	C	ı	0	В	S	Z	D	ဂ
Change	0	0	-	-	ı	-	0	_

- Conditions
  - U: The flag is cleared.I: The flag is cleared.D: The flag is cleared.
- \*1 The flags are saved to the stack area before the BRK instruction is executed. After the interrupt, the flags change state as shown on the left.

[ Description Example ]

**BRK** 

[ Related Instructions ] INT,INTO

**BSET** 

Set bit
Bit SET

**BSET** 

[Syntax]

[Instruction Code/Number of Cycles]

BSET (:format) dest

Page=157

**G**, **S** (Can be specified)

#### [ Operation ]

dest ← 1

#### [Function]

• This instruction stores 1 in dest.

#### [ Selectable dest ]

	dest								
bit,R0	bit,R1	bit,R2	bit,R3						
bit,A0	bit,A1	[A0]	[A1]						
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]						
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16						
е	⊖ bit,base:11[SB]*1								

<sup>\*1</sup> This dest can only be selected when in S format.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	ı	-	ı	_		_

#### [ Description Example ]

BSET flag

BSET 4,Ram:8[SB]
BSET 16,Ram:16[SB]

BSET [A0]

[ Related Instructions ]

BCLR,BNOT,BNTST,BTST,BTSTC,BTSTS

BTST

Test bit

Bit TeST

[Syntax]

[Instruction Code/Number of Cycles]

BTST (:format) src

Page=158

**G**, **S** (Can be specified)

#### [ Operation ]

Z ← src

C ← src

#### [Function]

• This instruction transfers inverted *src* to the Z flag and non-inverted *src* to the C flag.

#### [ Selectable src ]

	src								
bit,R0	bit,R1	bit,R2	bit,R3						
bit,A0	bit,A1	[A0]	[A1]						
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]						
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16						
е	bit,base:11[SB	]*1							

<sup>\*1</sup> This src can only be selected when in S format.

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change		_	_	-	_	0	-	0

#### Conditions

Z: The flag is set when *src* is 0; otherwise cleared.

C: The flag is set when *src* is 1; otherwise cleared.

#### [ Description Example ]

BTST flag

BTST 4,Ram:8[SB] BTST 16,Ram:16[SB]

BTST [A0]

[ Related Instructions ]

BCLR, BSET, BNOT, BNTST, BTSTC, BTSTS

dest

**BTSTC** 

Test bit & clear
Bit TeST & Clear

**BTSTC** 

[ Syntax ] BTSTC

[Instruction Code/Number of Cycles]

Page=159

#### [ Operation ]

 $Z \leftarrow \overline{\text{dest}}$   $C \leftarrow \text{dest}$   $\text{dest} \leftarrow 0$ 

#### [Function]

• This instruction transfers inverted *dest* to the Z flag and non-inverted *dest* to the C flag. Then it stores 0 in *dest*.

#### [ Selectable dest ]

dest								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
е								

#### [ Flag Change ]

Flag	J	I	0	В	S	Z	D	C
Change	_	_	ı	1	1	0	-	0

#### Conditions

Z: The flag is set when *dest* is 0; otherwise cleared.C: The flag is set when *dest* is 1; otherwise cleared.

#### [ Description Example ]

BTSTC flag BTSTC 4,Ram

BTSTC 16,Ram:16[SB]

BTSTC [A0]

[ Related Instructions ] BC

BCLR, BSET, BNOT, BNTST, BTST, BTSTS

**BTSTS** 

Test bit & set
Bit TeST & Set

**BTSTS** 

[Syntax]

BTSTS dest

[Instruction Code/Number of Cycles]

Page=160

#### [ Operation ]

Z ← dest C ← dest dest ← 1

#### [Function]

This instruction transfers inverted dest to the Z flag and non-inverted dest to the C flag. Then it stores
 1 in dest.

#### [ Selectable dest ]

dest								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
Э								

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	ם	С
Change	_	_	-	_	_	0	_	0

#### Conditions

Z: The flag is set when *dest* is 0; otherwise cleared.C: The flag is set when *dest* is 1; otherwise cleared.

#### [ Description Example ]

BTSTS flag BTSTS 4,Ram

BTSTS 16,Ram:16[SB]

BTSTS [A0]

[ Related Instructions ] BCLR,BSET,BNOT,BNTST,BTSTC

## **BXOR**

# Exclusive OR bits Bit eXclusive OR carry flag

**BXOR** 

[ Syntax ]
BXOR src

[Instruction Code/Number of Cycles]

Page=160

#### [ Operation ]

C ← src ∀ C

#### [Function]

• This instruction exclusive ORs the C flag and src together and stores the result in the C flag.

#### [ Selectable src ]

src								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
е								

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change	_	_	_	_	_	_		0

#### Conditions

C: The flag is set when the operation resulted in 1; otherwise cleared.

#### [ Description Example ]


BXOR flag BXOR 4,Ram

BXOR 16,Ram:16[SB]

BXOR [A0]

[ Related Instructions ]

BAND,BOR,BNAND,BNOR,BNXOR



#### [Function]

- Each flag bit of the flag register varies depending on the result of subtraction of src from dest.
- If dest is an A0 or A1 when the size specifier (.size) you selected is (.B), src is zero-expanded to
  perform operation in 16 bits. If src is an A0 or A1, operation is performed on the 8 low-order bits of A0
  or A1.

#### [ Selectable src/dest ]

(See the next page for *srcl dest* classified by format.)

	src				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP	
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Change	_	_	0	_	0	0		0

#### Conditions

- O: The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z: The flag is set when the operation resulted in 0; otherwise cleared.
- C: The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

#### [ Description Example ]

CMP.B:S #10,R0L
CMP.W:G R0,A0
CMP.W #–3,R0
CMP.B #5,Ram:8[FB]
CMP.B A0,R0L

; A0's 8 low-order bits and R0L are compared.

#### [src/dest Classified by Format]

#### **G** format

	SI	c		dest					
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP		
R2R0				R2R0					

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### Q format

	S	rc		dest					
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
<del>A0/A0</del>				A0/A0	A1/A1	[A0]	[A1]		
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM*2	dsp:20[A0]					
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0			

<sup>\*2</sup> The range of values that can be taken on is  $-8 \le \#IMM \le +7$ .

#### S format\*3

		src		dest				
<del>R0L</del>	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16				
R0L*4	R0H <sup>*4</sup>	dsp:8[SB]	dsp:8[FB]	R0L*4	R0H*⁴	dsp:8[SB]	dsp:8[FB]	
abs16				abs16				

<sup>\*3</sup> You can only specify (.B) for the size specifier (.size).

<sup>\*4</sup> You cannot choose the same register for *src* and *dest*.

# **DADC**

#### Decimal add with carry

#### **Decimal ADdition with Carry**

**DADC** 

[Syntax]

[Instruction Code/Number of Cycles]

Page=165

DADC.size src,dest

B,W

#### [ Operation ]

#### [Function]

• This instruction adds dest, src, and C flag together in decimal and stores the result in dest.

#### [ Selectable src/dest ]

	Si	rc		dest					
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
<del>A0/A0</del>				AO/AO					
dsp:8[A0]				dsp:8[A0]					
dsp:16[A0]				dsp:16[A0]					
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0				R2R0					

#### [ Flag Change ]

	Flag	U	I	0	В	S	Z	D	С
С	hange	_	_	_	_	0	0	_	0

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

C: The flag is set when the operation resulted in exceeding +9999 (.W) or +99 (.B); otherwise cleared.

#### [ Description Example ]

DADC.B #3,R0L DADC.W R1,R0

[ Related Instructions ]

DADD, DSUB, DSBB

# **DADD**

Decimal add without carry

Decimal ADDition

DADD

[ Syntax ]

[Instruction Code/Number of Cycles]

Page=167

DADD.size src,dest

B,W

#### [ Operation ]

dest ← src + dest

#### [Function]

• This instruction adds *dest* and *src* together in decimal and stores the result in *dest*.

#### [ Selectable src/dest ]

	S	rc		dest					
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
<del>A0/A0</del>				AO/AO					
dsp:8[A0]				dsp:8[A0]					
dsp:16[A0]				dsp:16[A0]					
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0				R2R0					

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change	_			_	0	0	_	0

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

C: The flag is set when the operation resulted in exceeding +9999 (.W) or +99 (.B); otherwise cleared.

#### [ Description Example ]

DADD.B #3,R0L DADD.W R1,R0

[ Related Instructions ]

DADC, DSUB, DSBB

DEC
DEC DECrement
DECrement

[Syntax]

DEC.size dest

B, W

DECrement

[Instruction Code/Number of Cycles]

Page=169

#### [ Operation ]

dest ← dest - 1

#### [Function]

• This instruction decrements 1 from dest and stores the result in dest.

#### [ Selectable dest ]

dest								
R0L*1	R0H*1	dsp:8[SB]*1	dsp:8[FB]*1					
abs16*1	A0*2	A1*2						

<sup>\*1</sup> You can only specify (.B) for the size specifier (.size).

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change		_	_	_	0	0	_	_

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

DEC.W A0 DEC.B ROL

[ Related Instructions ] INC

<sup>\*2</sup> You can only specify (.W) for the size specifier (.size).

src

Signed divide DIV DIVide [Syntax] [Instruction Code/Number of Cycles] **DIV.size** Page=170

B, W

#### [ Operation ]

If the size specifier (.size) is (.B) R0L (quotient), R0H (remainder) ← R0 ÷ src If the size specifier (.size) is (.W) R0 (quotient), R2 (remainder) ← R2R0 ÷ src

#### [Function]

- This instruction divides R2R0 (R0)\*1 by signed src and stores the quotient in R0 (R0L)\*1 and the remainder in R2 (R0H)\*1. The remainder has the same sign as the dividend. Shown in ( )\*1 are the registers that are operated on when you selected (.B) for the size specifier (.size).
- If src is an A0 or A1 when the size specifier (.size) you selected is (.B), operation is performed on the 8 low-order bits of A0 or A1.
- If you specify (.B) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. At this time, R0L and R0H are indeterminate.
- If you specify (.W) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. At this time, R0 and R2 are indeterminate.

#### [ Selectable src ]

·												
	src											
R0L/R0	R0H/R1	R1L/R2	R1H/R3									
A0/A0	A1/A1	[A0]	[A1]									
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]									
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16									
dsp:20[A0]			#IMM									
R2R0												

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	0	1	_	_		

#### Conditions

The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

#### [ Description Example ]

DIV.B Α0 DIV.B #4 DIV.W R0 ;A0's 8 low-order bits is the divisor.

[ Related Instructions ]

DIVU, DIVX, MUL, MULU

DIVU
DIVUE Unsigned divide
DIVUE DIVUE Unsigned

[ Syntax ]

DIVU.size src

B, W

#### [ Operation ]

If the size specifier (.size) is (.B)

R0L (quotient), R0H (remainder) ←R0 ÷ src

If the size specifier (.size) is (.W)

R0 (quotient), R2 (remainder) ←R2R0 ÷ src

#### [Function]

- This instruction divides R2R0 (R0)\*1 by unsigned *src* and stores the quotient in R0 (R0L)\*1 and the remainder in R2 (R0H)\*1. Shown in ( )\*1 are the registers that are operated on when you selected (.B) for the size specifier (.size).
- If *src* is an A0 or A1 when the size specifier (.size) you selected is (.B), operation is performed on the 8 low-order bits of A0 or A1.
- If you specify (.B) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. At this time, R0L and R0H are indeterminate.
- If you specify (.W) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. At this time, R0 and R2 are indeterminate.

#### [ Selectable src ]

	src									
R0L/R0	R0H/R1	R1L/R2	R1H/R3							
A0/A0	A1/A1	[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16							
dsp:20[A0]			#IMM							
R2R0	R3R1	A1A0								

#### [ Flag Change ]

	Flag	U	I	0	В	S	Ζ	D	С
ı	Change	_	_	0		_	_	_	_

#### Conditions

O: The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

#### [ Description Example ]

DIVU.B A0 DIVU.B #4 DIVU.W R0 ;A0's 8 low-order bits is the divisor.

[ Related Instructions ]

DIV, DIVX, MUL, MULU

Singed divide
DIVX
DIVide eXtension

[ Syntax ]

DIVX.size src

B, W

#### [ Operation ]

If the size specifier (.size) is (.B)

R0L (quotient), R0H (remainder) ←R0 ÷ src

If the size specifier (.size) is (.W)

R0 (quotient), R2 (remainder) ←R2R0 ÷ src

#### [Function]

- This instruction divides R2R0 (R0)\*1 by signed *src* and stores the quotient in R0 (R0L)\*1 and the remainder in R2 (R0H)\*1. The remainder has the same sign as the divisor. Shown in ( )\*1 are the registers that are operated on when you selected (.B) for the size specifier (.size).
- If *src* is an A0 or A1 when the size specifier (.size) you selected is (.B), operation is performed on the 8 low-order bits of A0 or A1.
- If you specify (.B) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. At this time, R0L and R0H are indeterminate.
- If you specify (.W) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. At this time, R0 and R2 are indeterminate.

#### [ Selectable src ]

	src									
R0L/R0	R0H/R1	R1L/R2	R1H/R3							
A0/A0	A1/A1	[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16							
dsp:20[A0]			#IMM							
R2R0	R3R1	A1A0								

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	0	-	1	_	ı	1

#### Conditions

O: The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

#### [ Description Example ]

DIVX.B A0 DIVX.B #4 DIVX.W R0 ;A0's 8 low-order bits is the divisor.

[ Related Instructions ]

DIV, DIVU, MUL, MULU

## **DSBB**

#### Decimal subtract with borrow

#### **DSBB Decimal SuBtract with Borrow**

[Syntax]

[Instruction Code/Number of Cycles]

DSBB.size src,dest

Page=173

B,W

#### [ Operation ]

 $dest \leftarrow dest - src - \overline{C}$ 

#### [Function]

• This instruction subtracts src and inverted C flag from dest in decimal and stores the result in dest.

#### [ Selectable src/dest ]

	Si	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
<del>A0/A0</del>				AO/AO				
dsp:8[A0]				dsp:8[A0]				
dsp:16[A0]				dsp:16[A0]				
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0				R2R0				

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	ם	С
Change	_	_	-	_	0	0	-	0

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

The flag is set when the operation resulted in 0; otherwise cleared.

C: The flag is set when the operation resulted in any value equal to or greater than 0; otherwise cleared.

#### [ Description Example ]

DSBB.B #3,R0L DSBB.W R1,R0

[ Related Instructions ]

DADC, DADD, DSUB

# **DSUB**

Decimal subtract without borrow

#### **Decimal SUBtract**

**DSUB** 

[Syntax]

F 1...

[Instruction Code/Number of Cycles]

Page=175

DSUB.size src,dest

B,W

#### [ Operation ]

dest ← dest - src

#### [Function]

• This instruction subtracts src from dest in decimal and stores the result in dest.

#### [ Selectable src/dest ]

	S	rc		dest			
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
<del>A0/A0</del>				AO/AO			
dsp:8[A0]				dsp:8[A0]			
dsp:16[A0]				dsp:16[A0]			
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0				R2R0			

#### [ Flag Change ]

Flag	J	I	0	В	S	Z	D	C
Change	_	_	ı	ı	0	0	ı	0

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

C: The flag is set when the operation resulted in any value equal to or greater than 0; otherwise cleared.

#### [ Description Example ]

DSUB.B #3,R0L DSUB.W R1,R0

[ Related Instructions ]

DADC, DADD, DSBB

**ENTER** 

**Build stack frame ENTER function** 

**ENTER** 

[Syntax]

ENTER src

[Instruction Code/Number of Cycles]


Page=177

#### [ Operation ]


#### [Function]

- This instruction generates a stack frame. *src* represents the size of the stack frame.
- The diagrams below show the stack area status before and after the ENTER instruction is executed at the beginning of a called subroutine.

#### Before instruction execution



#### After instruction execution



#### [ Selectable src ]

	<del>_</del>
	src
#IN	

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	_	_	-	_	_	_	_

#### [ Description Example ]

ENTER #3

[ Related Instructions ]

**EXITD** 

### **EXITD**

#### Deallocate stack frame

#### **EXIT** and Deallocate stack frame



# [ Syntax ] EXITD


[Instruction Code/Number of Cycles]

Page=178

#### [ Operation ]

#### [Function]

- This instruction deallocates the stack frame and exits from the subroutine.
- Use this instruction in combination with the ENTER instruction.
- The diagrams below show the stack area status before and after the EXITD instruction is executed at the end of a subroutine in which an ENTER instruction was executed.



#### [Flag Change]

Flag	U		0	В	S	Z	D	С
Change	_	ı	l	_	_	_		

#### [ Description Example ]

**EXITD** 

[ Related Instructions ]

**ENTER** 

EXTS

Extend sign
EXTend Sign

[Syntax]

EXTS.size dest

B, W

#### [ Operation ]

dest ← EXT(dest)

#### [Function]

- This instruction sign extends dest and stores the result in dest.
- If you selected (.B) for the size specifier (.size), dest is sign extended to 16 bits.
- If you selected (.W) for the size specifier (.size), R0 is sign extended to 32 bits. In this case, R2 is used for the upper bytes.

#### [ Selectable dest ]

	dest									
R0L/R0	R0H/R1	R1L <del>/R2</del>	R1H/R3							
<del>A0/A0</del>		[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16							
dsp:20[A0]										
R2R0										

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	C
Change	_	ı	ı	1	0	0	ı	

#### Conditions

- S: If you selected (.B) for the size specifier (.size), the flag is set when the operation resulted in MSB = 1; otherwise cleared. The flag does not change if you selected (.W) for the size specifier (.size).
- Z: If you selected (.B) for the size specifier (.size), the flag is set when the operation resulted in 0; otherwise cleared. The flag does not change if you selected (.W) for the size specifier (.size).

#### [ Description Example ]

EXTS.B R0L EXTS.W R0

**FCLR** 

Clear flag register bit

Flag register CLeaR

**FCLR** 

[Syntax] FCLR dest

[Instruction Code/Number of Cycles]

Page=179

[ Operation ]

dest ← 0

#### [Function]

• This instruction stores 0 in dest.

#### [ Selectable dest ]

			(	dest			
С	D	Z	S	В	0	ı	U

#### [ Flag Change ]

Flag	U		0	В	S	Z	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

\*1 The selected flag is cleared to 0.

[ Description Example ]

FCLR

S

**FCLR** 

[ Related Instructions ]

**FSET** 

**FSET** 

Set flag register bit

Flag register SET

**FSET** 

[Syntax]

**FSET** dest

[Instruction Code/Number of Cycles]

Page=180

#### [ Operation ]

dest ← 1

#### [Function]

• This instruction stores 1 in dest.

#### [ Selectable dest ]

			(	dest			
С	D	Z	S	В	0	I	U

#### [ Flag Change ]

Flag	U		0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

\*1 The selected flag is set (= 1).

#### [ Description Example ]

FSET I FSET S

[ Related Instructions ]

**FCLR** 

dest ← dest + 1

INC
INCrement
INCrement
[Syntax]
INC.size dest
B, W

[Operation]

# [ Function ]

• This instruction adds 1 to dest and stores the result in dest.

#### [ Selectable dest ]

dest						
R0L*1	R0H*1	dsp:8[SB]*1	dsp:8[FB]*1			
abs16*1	A0*2	A1*2				

<sup>\*1</sup> You can only specify (.B) for the size specifier (.size).

#### [Flag Change]

Flag	U	I	0	В	S	Z	D	С
Change		-	_	-	0	0	_	_

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

INC.W A0 INC.B ROL

[ Related Instructions ] DEC

<sup>\*2</sup> You can only specify (.W) for the size specifier (.size).

### INT

# Interrupt by INT instruction INTerrupt

### INT

#### [ Syntax ] INT

[Instruction Code/Number of Cycles]

Page=181

#### [ Operation ]

$$SP \leftarrow SP - 2$$
 $M(SP) \leftarrow (PC + 2)H, FLG$ 
 $SP \leftarrow SP - 2$ 
 $M(SP) \leftarrow (PC + 2)ML$ 
 $PC \leftarrow M(IntBase + src \times 4)$ 

src

#### [Function]

- This instruction generates a software interrupt specified by *src. src* represents a software interrupt number.
- If src is 31 or smaller, the U flag is cleared to 0 and the interrupt stack pointer (ISP) is used.
- If src is 32 or larger, the stack pointer indicated by the U flag is used.
- The interrupts generated by the INT instruction are nonmaskable interrupts.

#### [ Selectable src ]

	src	
#IMM*1*2		

- \*1 #IMM denotes a software interrupt number.
- \*2 The range of values that can be taken on is  $0 \le \#IMM \le 63$ .

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	0	0	ı	ı	_	_	0	

\*3 The flags are saved to the stack area before the INT instruction is executed. After the interrupt, the flags change state as shown on the left.

#### Conditions

- U: The flag is cleared if the software interrupt number is 31 or smaller. The flag does not change if the software interrupt number is 32 or larger.
- I : The flag is cleared.
- D: The flag is cleared.

#### [ Description Example ]

INT #0

[ Related Instructions ] BRK,INTO

### INTO

# Interrupt on overflow INTerrupt on Overflow

### INTO

[ Syntax ] INTO

[ Instruction Code/Number of Cycles ]

Page=182

#### [ Operation ]

$$SP \leftarrow SP - 2$$
  
 $M(SP) \leftarrow (PC + 1)H, FLG$   
 $SP \leftarrow SP - 2$   
 $M(SP) \leftarrow (PC + 1)ML$   
 $PC \leftarrow M(FFFE016)$ 

#### [Function]

- If the O flag is 1, this instruction generates an overflow interrupt. If the flag is 0, the next instruction is executed.
- The overflow interrupt is a nonmaskable interrupt.

#### [Flag Change]

Flag	U	ı	0	В	S	Ζ	D	С	
Change	0	0	_	_	_	_	0	-	

\*1 The flags are saved to the stack area before the INTO instruction is executed. After the interrupt, the flags change state as shown on the left.

#### Conditions

U: The flag is cleared.I: The flag is cleared.D: The flag is cleared.

[ Description Example ]

INTO

[ Related Instructions ] BRK,INT

# **JCnd**

# Jump on condition Jump on Condition

**JCnd** 

[ Syntax ]

JCnd label

[Instruction Code/Number of Cycles]

Page=182

#### [ Operation ]

if true then jump label

#### [Function]

- This instruction causes program flow to branch off after checking the execution result of the preceding instruction against the following condition. If the condition indicated by *Cnd* is true, control jumps to **label**. If false, the next instruction is executed.
- The following conditions can be used for Cnd.

Cnd		Condition	Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than	≦	LTU/NC	C=0	Smaller than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	<b>≠</b>
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C∧Z=0	Equal to or smaller than	≧
PZ	S=0	Positive or zero	0≦	N	S=1	Negative	0>
GE	SA0=0	Equal to or greater than	≦	LE	(S∀0)∨Z=1	Equal to or smaller than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨Z=0	Greater than (signed value)	<	LT	S¥0=1	Smaller than (signed value)	>
0	0=1	O flag is 1.		NO	O=0	O flag is 0.	

#### [ Selectable label ]

label	Cnd
PC <sup>*1</sup> -127 ≦ label ≦ PC <sup>*1</sup> +128	GEU/C,GTU,EQ/Z,N,LTU/NC,LEU,NE/NZ,PZ
PC*1-126 ≦ label ≦ PC*1+129	LE,O,GE,GT,NO,LT

<sup>\*1</sup> PC indicates the start address of the instruction.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	1	-	ı	_	-	ı

#### [ Description Example ]

JEQ label JNE label

[ Related Instructions ] BM Cnd

**JMP** 

Unconditional jump

**JuMP** 

**JMP** 

[Syntax]

ntax ]

Page=184

[Instruction Code/Number of Cycles]

S, B, W, A (Can be specified)

[Operation]

PC ← label

JMP(.length) label

#### [Function]

• This instruction causes control to jump to label.

#### [ Selectable label ]

.length	label
.S	$PC^{1}+2 \leq label \leq PC^{1}+9$
.B	PC*1-127 ≦ label ≦ PC*1+128
.W	$PC^{1}-32767 \le label \le PC^{1}+32768$
.A	abs20

<sup>\*1</sup> The PC indicates the start address of the instruction.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	_	-	-	_	_	-

#### [ Description Example ]

JMP label

[ Related Instructions ] JMPI

# JMPI [Syntax] Jump indirect JuMP Indirect [Instruction Code/Number of Cycles]

JMPI.length src W, A

Page=185

#### [ Operation ]

When jump distance specifier (.length) is (.W) When jump distance specifier (.length) is (.A)  $PC \leftarrow PC \pm src$   $PC \leftarrow src$ 

#### [Function]

- This instruction causes control to jump to the address indicated by *src*. If *src* is memory, specify the address at which the low-order address is stored.
- If you selected (.W) for the jump distance specifier (.length), control jumps to the start address of the instruction plus the address indicated by *src* (added including the sign bits). If *src* is memory, the required memory capacity is 2 bytes.
- If *src* is memory when you selected (.A) for the jump distance specifier (.length), the required memory capacity is 3 bytes.

#### [ Selectable src ]

If you selected (.W) for the jump distance specifier (.length)

	src									
ROL/RO	R0H/R1	R4L/R2	R4H/R3							
A0/A0	A4/A1	[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]		dsp:16[SB]	abs16							
dsp:20[A0]	dsp:20[A1]									
R2R0	R3R1	A1A0								

If you selected (.A) for the jump distance specifier (.length)

	src										
ROL/RO	R0H/R1	R1L/R2	R1H/R3								
<del>A0/A0</del>		[A0]	[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]								
dsp:16[A0]		dsp:16[SB]	abs16								
dsp:20[A0]	dsp:20[A1]										
R2R0	R3R1	A1A0									

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	C
Change	_	-		-	1	_		1

#### [ Description Example ]

JMPI.A A1A0 JMPI.W R0

#### [ Related Instructions ] JMP

**JSR** 

#### Subroutine call

#### **Jump SubRoutine**

**JSR** 

[Syntax]

[Instruction Code/Number of Cycles]

JSR(.length) label

Page=187

W, A (Can be specified)

[ Operation ]

#### [Function]

• This instruction causes control to jump to a subroutine indicated by label.

#### [ Selectable label ]

.length	label
.W	PC <sup>1</sup> -32767 ≦ label ≦ PC <sup>1</sup> +32768
.A	abs20

<sup>\*1</sup> The PC indicates the start address of the instruction.

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	ဂ
Change	_	_	-	_	ı	_	_	_

#### [ Description Example ]

JSR.W func JSR.A func

[ Related Instructions ]

**JSRI** 

<sup>\*1</sup> n denotes the number of instruction bytes.

**JSRI** 

#### Indirect subroutine call

#### **Jump SubRoutine Indirect**

**JSRI** 

[Syntax]

[Instruction Code/Number of Cycles]

Page=188

JSRI.length src

- W , A

#### [ Operation ]

When jump distance specifier (.length) is (.W) SP 
$$\leftarrow$$
 SP - 1 SP  $\leftarrow$  SP - 2 SP  $\leftarrow$  SP

#### [ Function ]

- This instruction causes control to jump to a subroutine at the address indicated by *src*. If *src* is memory, specify the address at which the low-order address is stored.
- If you selected (.W) for the jump distance specifier (.length), control jumps to a subroutine at the start address of the instruction plus the address indicated by *src* (added including the sign bits). If *src* is memory, the required memory capacity is 2 bytes.
- If *src* is memory when you selected (.A) for the jump distance specifier (.length), the required memory capacity is 3 bytes.

#### [ Selectable src ]

If you selected (.W) for the jump distance specifier (.length)

	src									
ROL/RO	R0H/R1	R4L/R2	R4H/R3							
<del>A0/</del> A0	A1/A1	[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]		dsp:16[SB]	abs16							
dsp:20[A0]	dsp:20[A1]									
R2R0	R3R1	A1A0								

If you selected (.A) for the jump distance specifier (.length)

src										
ROL/RO	R0H/R1	R1L/R2	R1H/R3							
<del>A0/A0</del>		[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]		dsp:16[SB]	abs16							
dsp:20[A0]	dsp:20[A1]									
R2R0	R3R1	A1A0								

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change		_		_	_	_		_

#### [ Description Example ]

JSRI.A A1A0 JSRI.W R0

[ Related Instructions ] JSR

# **LDC**

#### Transfer to control register

#### **LoaD Control register**

**LDC** 

[ Syntax ]

LDC src,dest

[Instruction Code/Number of Cycles]

Page=189

#### [ Operation ]

dest ← src

#### [Function]

- This instruction transfers *src* to the control register indicated by *dest*. If *src* is memory, the required memory capacity is 2 bytes.
- If the destination is INTBL or INTBH, make sure that bytes are transferred in succession.
- No interrupt requests are accepted immediately after this instruction.

#### [ Selectable src/dest ]

	src				d	est	
ROL/RO	R0H/R1	R1L/R2	R4H/R3	FB	SB	SP*1	ISP
A0/A0	A4/A1	[A0]	[A1]	FLG	INTBH	INTBL	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]			#IMM				
R2R0	R3R1	A1A0					

<sup>\*1</sup> Operation is performed on the stack pointer indicated by the U flag.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	*2	*2	*2	*2	*2	*2	*2	*2

\*2 The flag changes only when dest is FLG.

#### [ Description Example ]

LDC R0,SB LDC A0,FB

[ Related Instructions ]

POPC, PUSHC, STC, LDINTB

**LDCTX** 

Restore context

LoaD ConTeXt

**LDCTX** 

[ Syntax ] LDCTX


abs16,abs20

[Instruction Code/Number of Cycles]


Page=189

#### [Function]

- This instruction restores task context from the stack area.
- Set the RAM address that contains the task number in abs16 and the start address of table data in abs20.
- The required register information is specified from table data by the task number and the data in the stack area
  is transferred to each register according to the specified register information. Then the SP correction value is
  added to the stack pointer (SP). For this SP correction value, set the number of bytes you want to the transferred.
- Information on transferred registers is configured as shown below. Logic 1 indicates a register to be transferred and logic 0 indicates a register that is not transferred.



The table data is comprised as shown below. The address indicated by abs20 is the base address of
the table. The data stored at an address apart from the base address as much as twice the content of
abs16 indicates register information, and the next address contains the stack pointer correction value.



#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	C
Change	_	_	_	_	_	_	_	

#### [ Description Example ]

LDCTX Ram,Rom\_TBL

[ Related Instructions ] STCTX

#### 

#### [Function]

- This instruction transfers src from extended area to dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to transfer data in 16 bits.

#### [ Selectable src/dest ]

	SI	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
<del>A0/A0</del>				A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]		abs20		dsp:20[A0]				
R2R0	R3R1	A1A0	[A1A0]	R2R0	R3R1	A1A0		

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change		_		_	0	0	_	

#### Conditions

S: The flag is set when the transfer resulted in MSB of *dest* = 1; otherwise cleared.

Z: The flag is set when the transfer resulted in *dest* = 0; otherwise cleared.

#### [ Description Example ]

LDE.W [A1A0],R0 LDE.B Rom\_TBL,A0

[ Related Instructions ] STE,MOV,XCHG

**LDINTB** 

Transfer to INTB register

LoaD INTB register

**LDINTB** 

[Syntax]

LDINTB src

[Instruction Code/Number of Cycles]

Page=192

#### [ Operation ]

INTBHL ← src

#### [Function]

- This instruction transfers src to INTB.
- The LDINTB instruction is a macro-instruction consisting of the following:

LDC #IMM, INTBH LDC #IMM, INTBL

#### [ Selectable src ]

src	
#IMM20	_

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change	_	_		-	_	_	_	1

#### [ Description Example ]

LDINTB #0F0000H

[ Related Instructions ]

LDC,STC,PUSHC,POPC

**LDIPL** 

Set interrupt enable level

#### **LoaD Interrupt Permission Level**

LDIPL

[ Syntax ] LDIPL src

[Instruction Code/Number of Cycles]

Page=193

#### [ Operation ]

IPL ← src

#### [Function]

• This instruction transfers src to IPL.

#### [ Selectable src ]

	src	
#IMM*1		


\*1 The range of values that can be taken on is  $0 \le \#IMM \le 7$ 

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change		_	_	_	_	_	_	_

#### [ Description Example ]

LDIPL #2



#### [Function]

- This instruction transfers src to dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to transfer data in 16 bits. If *src* is an A0 or A1, data is transferred from the 8 low-order bits of A0 or A1.

#### [ Selectable src/dest ]

(See the next page for *srd dest* classified by format.)

	SI	rc		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM*2	dsp:20[A0]				
R2R0	R3R1	A1A0	dsp:8[SP]*3	R2R0	R3R1	A1A0	dsp:8[SP]*2 *3	

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Change	_	-		_	0	0	_	-

#### Conditions

S: The flag is set when the transfer resulted in MSB of *dest* = 1; otherwise cleared.

Z: The flag is set when the transfer resulted in 0; otherwise cleared.

#### [ Description Example ]

MOV.B:S #0ABH,R0L MOV.W #–1,R2

[ Related Instructions ] LDE,STE,XCHG

<sup>\*2</sup> If src is #IMM, you cannot choose dsp:8 [SP] for dest.

<sup>\*3</sup> Operation is performed on the stack pointer indicated by the U flag. You cannot choose dsp:8 [SP] for *src* and *dest* simultaneously.

#### [src/dest Classified by Format]

#### **G** format

	SI	'C		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			$\#IMM^{*2}$	dsp:20[A0]			SP/SP	
R2R0	R3R1	A1A0	dsp:8[SP]*3	R2R0	R3R1	A1A0	dsp:8[SP]*2*3	

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### **Q** format

	S	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
<del>A0/A0</del>				A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			$\#IMM^{*4}$	dsp:20[A0]				
R2R0				R2R0				

<sup>\*4</sup> The range of values that can be taken on is  $-8 \le \#IMM \le +7$ .

#### S format

src				dest			
R0L*5*6*7	R0H*5*6*8	dsp:8[SB]*5	dsp:8[FB]*5	R0L*5*6	R0H*5*6		
abs16*5				abs16	A0*5*8	A1*5*7	
R0L*5*6	R0H*5*6	dsp:8[SB]	dsp:8[FB]	R0L*5*6	R0H*5*6	dsp:8[SB]*5	dsp:8[FB]*5
abs16				abs16*5			
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L*5	R0H*5	dsp:8[SB]*5	dsp:8[FB]*5
<del>abs16</del>	#IMM*9			abs16*5	A0*9	A1*9	

<sup>\*5</sup> You can only specify (.B) for the size specifier (.size).

#### Z format

src				dest			
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
<del>abs16</del>	#0			abs16	<del>A0</del>	A1	

<sup>\*2</sup> If src is #IMM, you cannot choose dsp:8 [SP] for dest.

<sup>\*3</sup> Operation is performed on the stack pointer indicated by the U flag. You cannot choose dsp:8 [SP] for *src* and *dest* simultaneously.

<sup>\*6</sup> You cannot choose the same register for src and dest.

<sup>\*7</sup> If *src* is R0L, you can only choose A1 for *dest* as the address register.

<sup>\*8</sup> If *src* is R0H, you can only choose A0 for *dest* as the address register.

<sup>\*9</sup> You can specify (.B) and (.W) for the size specifier (.size).

**MOVA** 

Transfer effective address

#### **MOVe effective Address**

**MOVA** 

[Syntax]

MOVA src,dest

[Instruction Code/Number of Cycles]

Page=200

#### [ Operation ]

dest ← EVA(src)

#### [Function]

• This instruction transfers the affective address of src to dest.

#### [ Selectable src/dest ]

	SI	rc		dest					
ROL/RO	R0H/R1	R1L/R2	R1H/R3	ROL/RO	R0H/R1	R4L/R2	R4H/R3		
<del>A0/A0</del>				A0/A0	A1/A1				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]					
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]					
dsp:20[A0]				dsp:20[A0]					
R2R0				R2R0					

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	၁
Change	_	_	ı	_	1		ı	_

#### [ Description Example ]

MOVA Ram:16[SB],A0

[ Related Instructions ] PUSHA

# **MOV***Dir*

Transfer 4-bit data
MOVe nibble

**MOV** *Dir* 

[Syntax]

MOV*Dir* src,dest

[Instruction Code/Number of Cycles]
Page=201

#### [ Operation ]

Dir	Ol	perati	on
НН	H4:dest	<b>←</b>	H4:src
HL	L4:dest	<b>←</b>	H4:src
LH	H4:dest	<b>←</b>	L4:src
LL	L4:dest	<b>←</b>	L4:src

#### [Function]

• Be sure to choose R0L for either src or dest.

Dir	Function
HH	Transfers src's 4 high-order bits to dest's 4 high-order bits.
HL	Transfers src's 4 high-order bits to dest's 4 low-order bits.
LH	Transfers src's 4 low-order bits to dest's 4 high-order bits.
LL	Transfers src's 4 low-order bits to dest's 4 low-order bits.

#### [ Selectable src/dest ]

	sr	.c			de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R4	R1L <del>/R2</del>	R1H/R3
<del>A0/A0</del>				<del>A0/A0</del>		[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]				dsp:20[A0]			
R2R0				R2R0			
R0L/R0	R0H	R1L <del>/R2</del>	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
<del>A0/A0</del>		[A0]	[A1]	<del>A0/A0</del>			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]			
dsp:20[A0]				dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change	_	_	ı	ı	_	_	ı	_

#### [ Description Example ]

MOVHH R0L,[A0] MOVHL R0L,[A0]

Signed multiply
MULtiple

[Syntax]

MUL.size src,dest

B, W

#### [ Operation ]

dest ← dest × src

#### [Function]

- This instruction multiplies src and dest together including the sign bits and stores the result in dest.
- If you selected (.B) for the size specifier (.size), *src* and *dest* both are operated on in 8 bits and the result is stored in 16 bits. If you specified an A0 or A1 for either *src* or *dest*, operation is performed on the 8 low-order bits of A0 or A1.
- If you selected (.W) for the size specifier (.size), *src* and *dest* both are operated on in 16 bits and the result is stored in 32 bits. If you specified R0, R1, or A0 for *dest*, the result is stored in R2R0, R3R1, or A1A0 accordingly.

#### [ Selectable src/dest ]

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	ROH/R1	R1L <del>/R2</del>	R1H/R3		
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1		[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0			

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### [ Flag Change ]

Flag	U		0	В	S	Ζ	D	C
Change	_	_	_		_	_	_	1

#### [ Description Example ]

MUL.B A0,R0L MUL.W #3,R0 MUL.B R0L,R1L MUL.W A0,Ram ; R0L and A0's 8 low-order bits are multiplied.

[ Related Instructions ] D

DIV, DIVU, DIVX, MULU

# **MULU**

#### Unsigned multiply

#### **MULU MULtiple Unsigned**

[Syntax]

MULU.size src,dest

[Instruction Code/Number of Cycles]

Page=205

B, W

#### [ Operation ]

dest ← dest × src

#### [Function]

- This instruction multiplies src and dest together not including the sign bits and stores the result in dest.
- If you selected (.B) for the size specifier (.size), src and dest both are operated on in 8 bits and the result is stored in 16 bits. If you specified an A0 or A1 for either src or dest, operation is performed on the 8 low-order bits of A0 or A1.
- If you selected (.W) for the size specifier (.size), src and dest both are operated on in 16 bits and the result is stored in 32 bits. If you specified R0, R1, or A0 for dest, the result is stored in R2R0, R3R1, or A1A0 accordingly.

#### [ Selectable src/dest ]

	SI	c		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L <del>/R2</del>	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1		[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for src and dest simultaneously.

#### [ Flag Change ]

Flag	כ	I	0	В	G	Ζ	D	C
Change	ı	_	ı		ı	_	_	ı

#### [ Description Example ]

MULU.W

MULU.B A0,R0L MULU.W #3,R0 MULU.B R0L,R1L

A0,Ram

[ Related Instructions ] DIV, DIVU, DIVX, MUL ; R0L and A0's 8 low-order bits are multiplied.

Two's complement **NEG NEG NEGate** [Syntax] [Instruction Code/Number of Cycles] **NEG.size** Page=207 dest B,W [ Operation ]

dest ← 0 - dest

#### [Function]

• This instruction takes the 2's complement of dest and stores the result in dest.

#### [ Selectable dest ]

	de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0	A4/A1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			
R2R0			

#### [Flag Change]

Flag	U	I	0	В	S	Z	ם	၁
Change	_	_	0	_	0	0	_	0

#### Conditions

O: The flag is set when *dest* before the operation is -128 (.B) or -32768 (.W); otherwise cleared.

The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

C: The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

NEG.B R<sub>0</sub>L NEG.W Α1

[ Related Instructions ] NOT **NOP** 

**No operation No OPeration** 

NOP

[ Syntax ] NOP

[ Instruction Code/Number of Cycles ]

Page=207

[ Operation ]

#### [Function]


• This instruction adds 1 to PC.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	_	1	ı	_		-

[ Description Example ]

NOP



#### [Function]

• This instruction inverts dest and stores the result in dest.

#### [ Selectable dest ]

	de	est	
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3
A0/A0	A4/A1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]*1	dsp:8[FB]*1
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16*1
dsp:20[A0]			
R2R0	<del>R3R1</del>	A1A0	

<sup>\*1</sup> Can be selected in G and S formats. In other cases, *dest* can be selected in G format.

#### [ Flag Change ]

Flag	J	_	0	В	S	Ζ	D	C
Change	ı			l	0	0	_	-

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

NOT.B ROL NOT.W A1

[Related Instructions] NEG

Logically OR OR **OR** [Syntax] [Instruction Code/Number of Cycles] OR.size (:format) src,dest Page=209 G, S (Can be specified) - B, W [ Operation ] dest ← src ∨ dest

#### [Function]

- This instruction logically ORs dest and src together and stores the result in dest.
- If dest is an A0 or A1 when the size specifier (.size) you selected is (.B), src is zero-expanded to perform operation in 16 bits. If src is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

#### [ Selectable src/dest ]

(See the next page for *srd dest* classified by format.)

	SI	rc		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP	
R2R0				R2R0				

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for src and dest simultaneously.

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С
Change	_	_	_	_	0	0		_

#### Conditions

The flag is set when the operation resulted in MSB = 1; otherwise cleared.

The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

OR.B Ram:8[SB],R0L

OR.B:G A0,R0L ; A0's 8 low-order bits and R0L are ORed. OR.B:G R0L,A0 ; R0L is zero-expanded and ORed with A0. OR.B:S #3,R0L

[ Related Instructions ] AND, XOR, TST

99

#### [src/dest Classified by Format]

#### **G** format

	SI	rc		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			<del>SP/SP</del>	
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### S format\*2

		src		dest				
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16				
R0L*3	R0H*3	dsp:8[SB]	dsp:8[FB]	R0L*3	R0H*3	dsp:8[SB]	dsp:8[FB]	
abs16				abs16				

<sup>\*2</sup> You can only specify (.B) for the size specifier (.size).

<sup>\*3</sup> You cannot choose the same register for *src* and *dest*.

# **POP**

#### Restore register/memory

POP

POP

Page=211

#### [Syntax]

[Instruction Code/Number of Cycles]

POP.size (:format) dest

G , S (Can be specified)

B , W

#### [Operation]

If the size specifier (.size) is (.B) If the size specifier (.size) is (.W) dest  $\leftarrow$  M(SP) dest  $\leftarrow$  M(SP) SP  $\leftarrow$  SP + 1 SP  $\leftarrow$  SP + 2

#### [Function]

• This instruction restores *dest* from the stack area.

#### [ Selectable dest ]

	dest									
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3							
A0/A0*1	A4/A1*1	[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16							
dsp:20[A0]										
R2R0	R3R1	A1A0								

<sup>\*1</sup> Can be selected in G and S formats.

In other cases, dest can be selected in G format.

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Change		_	-	1	_	_	_	_

#### [ Description Example ]

POP.B R0L POP.W A0

[ Related Instructions ]

PUSH,POPM,PUSHM

**POPC** 

Restore control register

**POP Control register** 

**POPC** 

[ Syntax ] POPC

[Instruction Code/Number of Cycles]

Page=213

#### [ Operation ]

dest 
$$\leftarrow$$
 M(SP)  
SP<sup>\*1</sup>  $\leftarrow$  SP + 2

dest

\*1 When *dest* is SP or when the U flag = "0" and *dest* is ISP, the value 2 is not added to SP.

#### [Function]

- This instruction restores from the stack area to the control register indicated by dest.
- When restoring the interrupt table register, always be sure to restore INTBH and INTBL in succession.
- No interrupt requests are accepted immediately after this instruction.

#### [ Selectable dest ]

				dest		
FB	SB	SP*2	ISP	FLG	INTBH	INTBL

<sup>\*2</sup> Operation is performed on the stack pointer indicated by the U flag.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	*3	*3	*3	*3	*3	*3	*3	*3

\*3 The flag changes only when dest is FLG.

#### [ Description Example ]

POPC SB

[ Related Instructions ]

PUSHC,LDC,STC,LDINTB

# **POPM**

#### Restore multiple registers

#### **POP Multiple**

### **POPM**

[ Syntax ] POPM

dest

[Instruction Code/Number of Cycles]

Page=213


#### [ Operation ]

dest 
$$\leftarrow$$
 M(SP)  
SP  $\leftarrow$  SP + N<sup>-1</sup>  $\times$  2

\*1 Number of registers to be restored

#### [Function]

- This instruction restores the registers selected by dest collectively from the stack area.
- Registers are restored from the stack area in the following order:



Restored sequentially beginning with R0

#### [ Selectable dest ]

dest*2								
R0	R1	R2	R3	A0	A1	SB	FB	

\*2 You can choose multiple dest.

#### [Flag Change]

Flag	U	ı	0	В	S	Ζ	D	С
Change			ı	ı	-	_	ı	_

#### [ Description Example ]

POPM R0,R1,A0,SB,FB

[ Related Instructions ]

POP, PUSH, PUSHM

# **PUSH**

#### Save register/memory/immediate data


#### PUSH

**PUSH** 

Page=214

#### [Syntax]

[Instruction Code/Number of Cycles]



#### [ Operation ]

If the size specifier (.size) is (.B)

SP 
$$\leftarrow$$
 SP - 1

SP  $\leftarrow$  SP - 2

M(SP)  $\leftarrow$  src

If the size specifier (.size) is (.W)

SP  $\leftarrow$  SP - 2

M(SP)  $\leftarrow$  src

#### [Function]

• This instruction saves src to the stack area.

#### [ Selectable src ]

	SI	c	
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3
A0/A0*1	A4/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM
R2R0			

<sup>\*1</sup> Can be selected in G and S formats.

In other cases, dest can be selected in G format.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	_	_	_	_	_	-

#### [ Description Example ]

PUSH.B #5
PUSH.W #100H
PUSH.B R0L
PUSH.W A0

[ Related Instructions ]

POP,POPM,PUSHM

# **PUSHA**

Save effective address

#### **PUSH effective Address**

**PUSHA** 

[Syntax]

PUSHA src

[ Instruction Code/Number of Cycles ]

Page=216

#### [Operation]

$$SP \leftarrow SP - 2$$
  
M(SP)  $\leftarrow$  EVA(src)

#### [Function]

• This instruction saves the effective address of *src* to the stack area.

#### [ Selectable src ]

	src									
ROL/RO	R0H/R1	R1L/R2	R1H/R3							
<del>A0/A0</del>										
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16							
d <del>sp:20[A0]</del>										
R2R0										

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change		_	_	1	ı	_	1	_

#### [ Description Example ]

PUSHA Ram:8[FB] PUSHA Ram:16[SB]

[ Related Instructions ]

MOVA

**PUSHC** 

Save control register

#### **PUSH Control register**

**PUSHC** 

[ Syntax ] PUSHC

...

[Instruction Code/Number of Cycles]
Page=216

[ Operation ]

$$SP \leftarrow SP - 2$$
  
 $M(SP) \leftarrow src^{-1}$ 

src

\*1 When *src* is SP or when the U flag = "0" and *src* is ISP, the SP before being subtracted by 2 is saved.

#### [Function]

• This instruction saves the control register indicated by *src* to the stack area.

#### [ Selectable src ]

src							
FB	SB	SP*2 ISP	FLG INTBH INTBL				

\*2 Operation is performed on the stack pointer indicated by the U flag.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	-	_	-	_		_

#### [ Description Example ]

PUSHC SB

[Related Instructions] P

POPC,LDC,STC,LDINTB

# **PUSHM**

Save multiple registers

#### **PUSH Multiple**

**PUSHM** 

[Syntax]

PUSHM src


[Instruction Code/Number of Cycles]

Page=217

#### [ Operation ]

#### [Function]

- This instruction saves the registers selected by *src* collectively to the stack area.
- The registers are saved to the stack area in the following order:





Saved sequentially beginning with FB

#### [ Selectable src ]

src*²							
R0	R1	R2	R3	Α0	A1	SB	FB

<sup>\*2</sup> You can choose multiple src.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_		-	_	_	_	ı	_

#### [ Description Example ]

PUSHM R0,R1,A0,SB,FB

#### [ Related Instructions ]

POP, PUSH, POPM

<sup>\*1</sup> Number of registers saved.

**REIT** 

#### Return from interrupt

#### **REturn from InTerrupt**

**REIT** 

[ Syntax ] REIT [Instruction Code/Number of Cycles]

Page=218

#### [ Operation ]

PCML 
$$\leftarrow$$
 M(SP)  
SP  $\leftarrow$  SP + 2  
PCH, FLG  $\leftarrow$  M(SP)  
SP  $\leftarrow$  SP + 2

#### [Function]

• This instruction restores the PC and FLG that were saved when an interrupt request was accepted to return from the interrupt handler routine.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

\*1 The flags are reset to the previous FLG state before the interrupt request was accepted.

#### [ Description Example ]

REIT

## **RMPA**

#### Calculate sum-of-products

#### **RMPA**

#### Repeat MultiPle & Addition

[ Syntax ]

RMPA.size

B, W

[Instruction Code/Number of Cycles]
Page=218

#### [ Operation ]\*1

#### Repeat

R2R0(R0)
$$^{^{*2}}$$
  $\leftarrow$  R2R0(R0) $^{^{*2}}$  + M(A0)  $\times$  M(A1)  
A0  $\leftarrow$  A0 + 2(1) $^{^{*2}}$   
A1  $\leftarrow$  A1 + 2(1) $^{^{*2}}$   
R3  $\leftarrow$  R3 - 1

Until

- R3 = 0
- \*1 If you set a value 0 in R3, this instruction is ingored.
- \*2 Shown in ( )\*2 applies when (.B) is selected for the size specifier (.size).

#### [Function]

- This instruction performs sum-of-product calculations, with the multiplicand address indicated by A0, the multiplier address indicated by A1, and the count of operation indicated by R3. Calculations are performed including the sign bits and the result is stored in R2R0 (R0)\*1.
- If an overflow occurs during operation, the O flag is set to terminate the operation. R2R0 (R0)\*1 contains the result of the addition performed last. A0, A1 and R3 are indeterminate.
- The content of the A0 or A1 when the instruction is completed indicates the next address of the lastread data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after a sum-of-product addition is completed (i.e., after the content of R3 is decremented by 1).
- Make sure that R2R0 (R0)\*1 has the initial value set.

Shown in ( )\*1 applies when (.B) is selected for the size specifier (.size).

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	0	_	_	_	_	_

#### Conditions

O: The flag is set when +2147483647 (.W) or -2147483648 (.W), or +32767 (.B) or -32768 (.B) is exceeded during operation; otherwise cleared.

#### [ Description Example ]

RMPA.B

# ROLC Rotate left with carry ROtate to Left with Carry [ Syntax ] ROLC.size dest B, W [ Operation ]

#### [Function]

• This instruction rotates *dest* one bit to the left including the C flag.

#### [ Selectable dest ]

dest									
R0L/R0	R0H/R1	R1L/R2	R1H/R3						
<del>A0/</del> A0	A4/A1	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16						
R2R0									

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Change	_	_	_	_	0	0	_	0

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in dest = 0; otherwise cleared.

C: The flag is set when the shifted-out bit is 1; otherwise cleared.

#### [ Description Example ]

ROLC.B ROL ROLC.W R0

[Related Instructions] RORC,ROT,SHA,SHL

С

# RORC Rotate right with carry Rotate to Right with Carry [Syntax] RORC.size dest B, W Rotate right with carry Rotate to Right with Carry [Instruction Code/Number of Cycles] Page=219

MSB

#### [Function]

• This instruction rotates *dest* one bit to the right including the C flag.

#### [ Selectable dest ]

	de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3
<del>A0/</del> A0	A4/A1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			
R2R0			

dest

LSB

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	-	_	0	0	ı	0

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.


Z: The flag is set when the operation resulted in dest = 0; otherwise cleared.

C: The flag is set when the shifted-out bit is 1; otherwise cleared.

#### [ Description Example ]

RORC.B ROL RORC.W R0

[ Related Instructions ] ROLC,ROT,SHA,SHL



#### [ Function ]

- This instruction rotates dest left or right the number of bits indicated by src. The bit overflowing from LSB (MSB) is transferred to MSB(LSB) and the C flag.
- The direction of rotate is determined by the sign of *src*. If *src* is positive, bits are rotated left; if negative, bits are rotated right.
- If *src* is an immediate, the number of rotates is –8 to –1 and +1 to +8. You cannot set values less than –8, equal to 0, or greater than +8.
- If *src* is a register and you selected (.B) for the size specifier (.size), the number of rotates is –8 to +8. Although you can set 0, no bits are rotated and no flags are changed. If you set a value less than –8 or greater than +8, the result of rotation is indeterminate.
- If src is a register and you selected (.W) for the size specifier (.size), the number of rotates is -16 to +16.
   Although you can set 0, no bits are rotated and no flags are changed. If you set a value less than -16 or greater than +16, the result of rotation is indeterminate.

#### [ Selectable src/dest ]

	SI	rc			de	est	
ROL/RO	R0H/R1	R1L/R2	R1H*1/ <del>R3</del>	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3*1
<del>A0/A0</del>				A0/A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM*2	dsp:20[A0]			
R <del>2R0</del>	R3R1	A1A0		R2R0	R3R1	A1A0	

<sup>\*1</sup> If src is R1H, you cannot choose R1 or R1H for dest.

#### [ Flag Change ]

Flag	U	ı	0	В	S	Ζ	D	С	
Change		_	_	_	0	0	_	0	,

\*1 If the number of rotates is 0, no flags are changed.

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z : The flag is set when the operation resulted in 0; otherwise cleared.

C: The flag is set when the bit shifted out last is 1; otherwise cleared.

#### [ Description Example ]

ROT.B #1,R0L ; Rotated left ROT.B #–1,R0L ; Rotated right

ROT.W R1H,R2

[ Related Instructions ] ROLC,RORC,SHA,SHL

<sup>\*2</sup> The range of values that can be taken on is  $-8 \le \#IMM \le +8$ . However, you cannot set 0.

**RTS** 

Return from subroutine

#### **ReTurn from Subroutine**

**RTS** 

[ Syntax ] RTS [Instruction Code/Number of Cycles]

Page=221

#### [Operation]

#### [Function]

• This instruction causes control to return from a subroutine.

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Change	_		_	_	_	_	_	_

#### [ Description Example ]

RTS

## **SBB**

#### Subtract with borrow

SBB

# SuBtract with Borrow [Syntax]

[Instruction Code/Number of Cycles]

Page=222

SBB.size src,dest B, W

#### [ Operation ]

 $dest \leftarrow dest - src - \overline{C}$ 

#### [Function]

- This instruction subtracts src and inverted C flag from dest and stores the result in dest.
- If dest is an A0 or A1 when the size specifier (.size) you selected is (.B), src is zero-expanded to
  perform operation in 16 bits. If src is an A0 or A1, operation is performed on the 8 low-order bits of A0
  or A1.

#### [ Selectable src/dest ]

	SI	.c			de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### [ Flag Change ]

I	Flag	U	I	0	В	S	Z	D	С
I		_	_	0	-	0	0	_	0

#### Conditions

- O: The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z: The flag is set when the operation resulted in 0; otherwise cleared.
- C: The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

#### [ Description Example ]

 SBB.B
 #2,R0L

 SBB.W
 A0,R0

 SBB.B
 A0,R0L

 SBB.B
 R0L,A0

; A0's 8 low-order bits and R0L are operated on.

; R0L is zero-expanded and operated with A0.

[ Related Instructions ] ADC,ADCF,ADD,SUB

# **SBJNZ**

#### Subtract & conditional jump

#### **SuBtract then Jump on Not Zero**

**SBJNZ** 

[Syntax]

[Instruction Code/Number of Cycles]

SBJNZ.size src,dest,label

Page=224

□ B, W

#### [ Operation ]

dest  $\leftarrow$  dest - src if dest  $\neq$  0 then jump label

#### [Function]

- This instruction subtracts src from dest and stores the result in dest.
- If the operation resulted in any value other than 0, control jumps to **label**. If the operation resulted in 0, the next instruction is executed.
- The op-code of this instruction is the same as that of ADJNZ.

#### [ Selectable src/dest/label ]

src		dest		label
	R0L/R0	R0H/R1	R1L/R2	
	R1H/R3	A0/A0	A4/A1	PC <sup>*2</sup> -126 ≤ label ≤ PC <sup>*2</sup> +129
#IMM*1	[A0]	[A1]	dsp:8[A0]	
	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	
	abs16			

<sup>\*1</sup> The range of values that can be taken on is  $-7 \le \#IMM \le +8$ .

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	_	_	-	_	_	_

#### [ Description Example ]


SBJNZ.W #1,R0,label

[ Related Instructions ]

**ADJNZ** 

<sup>\*2</sup> The PC indicates the start address of the instruction.

# SHA Shift arithmetic SHift Arithmetic [ Syntax ] SHA.size src,dest Shift arithmetic SHA [ Instruction Code/Number of Cycles ] Page=225



#### [Function]

overflowing from LSB (MSB) is transferred to the C flag.

- The direction of shift is determined by the sign of *src*. If *src* is positive, bits are shifted left; if negative, bits are shifted right.
- If *src* is an immediate, the number of shifts is –8 to –1 and +1 to +8. You cannot set values less than –8, equal to 0, or greater than +8.
- If *src* is a register and you selected (.B) for the size specifier (.size), the number of shifts is –8 to +8. Although you can set 0, no bits are shifted and no flags are changed. If you set a value less than –8 or greater than +8, the result of shift is indeterminate.
- If *src* is a register and you selected (.W) or (.L) for the size specifier (.size), the number of shifts is –16 to +16. Although you can set 0, no bits are shifted and no flags are changed. If you set a value less than –16 or greater than +16, the result of shift is indeterminate.

#### [ Selectable src/dest ]

	SI	·c			de	est	
ROL/RO	R0H/R1	R1L/R2	R1H*1/ <del>R3</del>	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3*1
<del>A0/A0</del>				A0/A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			$\#IMM^{*2}$	dsp:20[A0]			
R2R0	<del>R3R1</del>	A1A0		R2R0*3	R3R1*3	A1A0	

- \*1 If src is R1H, you cannot choose R1 or R1H for dest.
- \*2 The range of values that can be taken on is  $-8 \le \#IMM \le +8$ . However, you cannot set 0.
- \*3 You can only specify (.L) for the size specifier (.size). For other dest, you can specify (.B) or (.W).

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	၁	
Change		ı	0	_	0	0	_	0	*1 If the number of shifts is 0, no flags are changed

#### Conditions

- O: The flag is set when the operation resulted in MSB changing its state from 1 to 0 or from 0 to 1; otherwise cleared. However, the flag does not change if you selected (.L) for the size specifier (.size).
- S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z: The flag is set when the operation resulted in 0; otherwise cleared. However, the flag is indeterminate if you selected (.L) for the size specifier (.size).
- C: The flag is set when the bit shifted out last is 1; otherwise cleared. However, the flag is indeterminate if you selected (.L) for the size specifier (.size).

#### [ Description Example ]

SHA.B #3,R0L ; Arithmetically shifted left SHA.B #–3,R0L ; Arithmetically shifted right

SHA.L R1H,R2R0

[ Related Instructions ] ROLC,RORC,ROT,SHL

#### Shift logical SHL **SHift Logical** [Syntax] [Instruction Code/Number of Cycles] SHL.size src.dest Page=228 B, W, L [ Operation ] **MSB** dest LSB When src < 0**MSB** LSB dest When src > 0

#### [Function]

- This instruction logically shifts *dest* left or right the number of bits indicated by *src*. The bit overflowing from LSB (MSB) is transferred to the C flag.
- The direction of shift is determined by the sign of *src*. If *src* is positive, bits are shifted left; if negative, bits are shifted right.
- If *src* is an immediate, the number of shifts is –8 to –1 and +1 to +8. You cannot set values less than –8, equal to 0, or greater than +8.
- If *src* is a register and you selected (.B) for the size specifier (.size), the number of shifts is –8 to +8. Although you can set 0, no bits are shifted and no flags are changed. If you set a value less than –8 or greater than +8, the result of shift is indeterminate.
- If *src* is a register and you selected (.W) or (.L) for the size specifier (.size), the number of shifts is –16 to +16. Although you can set 0, no bits are shifted and no flags are changed. If you set a value less than –16 or greater than +16, the result of shift is indeterminate.

#### [ Selectable src/dest ]

	SI	rc		dest					
ROL/RO	R0H/R1	R1L/R2	R1H*1/ <del>R3</del>	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3*1		
<del>A0/A0</del>				A0/A0	<del>A1</del> /A1	[A0]	[A1]		
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			$\#IMM^{*2}$	d <del>sp:20[A0]</del>					
R2R0	R3R1	A1A0		R2R0*3	R3R1*3	A1A0			

- \*1 If src is R1H, you cannot choose R1 or R1H for dest.
- \*2 The range of values that can be taken on is  $-8 \le \#IMM \le +8$ . However, you cannot set 0.
- \*3 You can only specify (.L) for the size specifier (.size). For other dest, you can specify (.B) or (.W).

#### [Flag Change]

Flag	U		0	В	S	Z	D	C		
Change	ı	_	_	_	0	0	_	0	*1	If the number of shifts is 0, no flags are changed.

#### Conditions

- S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z: The flag is set when the operation resulted in 0; otherwise cleared. However, the flag is indeterminate if you selected (.L) for the size specifier (.size).
- C: The flag is set when the bit shifted out last is 1; otherwise cleared. However, the flag is indeterminate if you selected (.L) for the size specifier (.size).

#### [ Description Example ]

SHL.B #3,R0L ; Logically shifted left SHL.B #–3,R0L ; Logically shifted right

SHL.L R1H,R2R0

[ Related Instructions ] ROLC,RORC,ROT,SHA

# **SMOVB**

#### Transfer string backward

## **SMOVB**

# String MOVe Backward [Syntax]

[Instruction Code/Number of Cycles]

Page=230

SMOVB.size B, W

#### [ Operation ]\*1

When size specifier (.size) is (.B)

When size specifier (.size) is (.W)

Repeat

#### Repeat

- \*1 If you set a value 0 in R3, this instruction is ingored.
- \*2 If A0 underflows, the content of R1H is decremented by 1.

#### [Function]

- This instruction transfers string in successively address decrementing direction from the source address indicated by 20 bits to the destination address indicated by 16 bits.
- Set the 4 high-order bits of the source address in R1H, the 16 low-order bits of the source address in A0, the destination address in A1, and the transfer count in R3.
- The A0 or A1 when the instruction is completed contains the next address of the last-read data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Change	_	-	_	_	_	_	_	_

[ Description Example ]

SMOVB.B

[ Related Instructions ]

SMOVF,SSTR

# **SMOVF**

#### Transfer string forward String MOVe Forward

# SMOVF

[Syntax]

[Instruction Code/Number of Cycles]

Page=231

**SMOVF.size** B,W

#### [ Operation ]\*1

When size specifier (.size) is (.B)

When size specifier (.size) is (.W)

Repeat

#### Repeat

- \*1 If you set a value 0 in R3, this instruction is ingored.
- \*2 If A0 overflows, the content of R1H is incremented by 1.

#### [Function]

- This instruction transfers string in successively address incrementing direction from the source address indicated by 20 bits to the destination address indicated by 16 bits.
- Set the 4 high-order bits of the source address in R1H, the 16 low-order bits of the source address in A0, the destination address in A1, and the transfer count in R3.
- The A0 or A1 when the instruction is completed contains the next address of the last-read data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.
- This instruction arithmetically shifts dest left or right the number of bits indicated by src. The bit

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Chang	је <u> </u>	_	_	_	_	_	_	_

#### [ Description Example ]

SMOVF.W

[ Related Instructions ]

SMOVB,SSTR

When size specifier (.size) is (.B)

# SSTR Store string String SToRe SSTR. [ Instruction Code/Number of Cycles ] Page=231 B, W

When size specifier (.size) is (.W)

#### [ Operation ]\*1

Repeat Repeat M(A1) ← R<sub>0</sub>L M(A1) ← R0 Α1 A1 + Α1 Α1 R3 R3 -R3 R3 Until R3 = Until R3 =

#### [Function]

- This instruction stores string, with the store data indicated by R0, the transfer address indicated by A1, and the transfer count indicated by R3.
- The A0 or A1 when the instruction is completed contains the next address of the last-written data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	C
Change	_	_	_	_	-	_	_	1

#### [ Description Example ]

SSTR.B

[ Related Instructions ]

SMOVB, SMOVF

<sup>\*1</sup> If you set a value 0 in R3, this instruction is ingored.

STC

Transfer from control register

#### **STore from Control register**

STC

[Syntax]

STC src,dest

[Instruction Code/Number of Cycles]

Page=232

#### [ Operation ]

dest ← src

#### [Function]

- This instruction transfers the control register indicated by *src* to *dest*. If *dest* is memory, specify the address in which to store the low-order address.
- If *dest* is memory while src is PC, the required memory capacity is 3 bytes. If *src* is not PC, the required memory capacity is 2 bytes.

#### [ Selectable src/dest ]

	S	rc			de	est	
FB	SB	SP*1	ISP	ROL/RO	ROH/R1	R4L/R2	R4H/R3
FLG	INTBH	INTBL		A0/A0	A1/A1	[A0]	[A1]
				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
				dsp:20[A0]			
				R2R0			
PC				ROL/RO	R0H/R1	R1L/R2	R1H/R3
				<del>A0/A0</del>		[A0]	[A1]
				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
				dsp:20[A0]			
				R2R0	R3R1	A1A0	

<sup>\*1</sup> Operation is performed on the stack pointer indicated by the U flag.

#### [Flag Change]

Flag	U	I	0	В	S	Z	D	ပ
Change	_	_	_	_	_	_	_	_

#### [ Description Example ]

STC SB,R0 STC FB,A0

[ Related Instructions ]

POPC, PUSHC, LDC, LDINTB

**STCTX** 

Save context

STore ConTeXt

**STCTX** 

[Syntax]

STCTX abs16,abs20


[Instruction Code/Number of Cycles]

Page=233

#### [ Operation ]


#### [Function]

- This instruction saves task context to the stack area.
- Set the RAM address that contains the task number in abs16 and the start address of table data in abs20.
- The required register information is specified from table data by the task number and the data in the stack area is transferred to each register according to the specified register information. Then the SP correction value is subtracted to the stack pointer (SP). For this SP correction value, set the number of bytes you want to the transferred.
- Information on transferred registers is configured as shown below. Logic 1 indicates a register to be transferred and logic 0 indicates a register that is not transferred.



Transferred sequentially beginning with FB

• The table data is comprised as shown below. The address indicated by abs20 is the base address of the table. The data stored at an address apart from the base address as much as twice the content of abs16 indicates register information, and the next address contains the stack pointer correction value.



#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	_	_	_	_	_	

#### [ Description Example ]

STCTX Ram,Rom\_TBL

[ Related Instructions ] LDCTX

# STE

#### Transfer to extended data area

[Syntax]

STore to EXtra far data area

[Instruction Code/Number of Cycles]

Page=233

STE.size

src,dest

B,W

#### [ Operation ]

dest ← src

#### [Function]

- This instruction transfers *src* to *dest* in an extended area.
- If src is an A0 or A1 when the size specifier (.size) you selected is (.B), operation is performed on the 8 low-order bits of A0 or A1. However, the flag changes depending on the A0 or A1 status (16 bits) before the operation is performed.

#### [ Selectable src/dest ]

	SI	·c			de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	ROL/RO	R0H/R1	R1L/R2	R1H/R3
A0/A0	A1/A1	[A0]	[A1]	<del>A0/A0</del>			<del>[A1]</del>
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]			dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]			<del>abs16</del>
dsp:20[A0]				dsp:20[A0]		abs20	
R2R0	R3R1	A1A0		R2R0	R3R1	[A1A0]	

#### [Flag Change]

Flag	U	I	0	В	S	Z	D	С
Change	_	_	-	_	0	0	_	-

#### Conditions

The flag is set when the operation resulted in MSB = 1; otherwise cleared.

The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

STE.B R0L,[A1A0] STE.W R0,10000H[A0]

[ Related Instructions ]

MOV,LDE,XCHG

**STNZ** 

Conditional transfer

STore on Not Zero

**STNZ** 

[Syntax]

STNZ src,dest

[Instruction Code/Number of Cycles]

Page=235

[ Operation ]

if Z = 0 then dest  $\leftarrow$  src

#### [Function]

• This instruction transfers src to dest when the Z flag is 0.

#### [ Selectable src/dest ]

src	dest					
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]		
	abs16					

#### [ Flag Change ]

Flag	U	I	0	В	S	Z	D	С
Change	-	_	_	_	_	_	_	-

#### [ Description Example ]

STNZ #5,Ram:8[SB]

[ Related Instructions ] STZ,STZX

**STZ** 

Conditional transfer

STore on Zero

STZ

[Syntax]

STZ src,dest

[Instruction Code/Number of Cycles]

Page=235

#### [ Operation ]

if Z = 1 then dest  $\leftarrow$  src

#### [Function]

• This instruction transfers *src* to *dest* when the Z flag is 1.

#### [ Selectable src/dest ]

src	dest				
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
	abs16				

#### [ Flag Change ]

Flag	U	ı	0	В	S	Z	D	С
Change	_	-	_	_	_	_	_	_

#### [ Description Example ]

STZ #5,Ram:8[SB]

[ Related Instructions ] STNZ,STZX

# **STZX**

#### Conditional transfer

#### **STore on Zero eXtention**

**STZX** 

[ Syntax ] STZX [Instruction Code/Number of Cycles]

Page=236

[ Operation ]

If Z = 1 then

dest ← src1

src1,src2,dest

else

dest ← src2

#### [Function]

• This instruction transfers *src1* to *dest* when the Z flag is 1. When the Z flag is 0, it transfers *src2* to *dest*.

#### [ Selectable src/dest ]

src	dest				
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
	abs16				

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	-	_	_	_	_	_

#### [ Description Example ]

STZX #1,#2,Ram:8[SB]

[ Related Instructions ] STZ,STNZ

Page=236

# **SUB**

# Subtract without borrow SUBtract

#### 50

#### [Syntax]

[Instruction Code/Number of Cycles]

SUB.size (:format) src,dest

G, S (Can be specified)

B, W

#### [ Operation ]

dest ← dest - src

#### [Function]

- This instruction subtracts src from dest and stores the result in dest.
- If dest is an A0 or A1 when the size specifier (.size) you selected is (.B), src is zero-expanded to
  perform operation in 16 bits. If src is an A0 or A1, operation is performed on the 8 low-order bits of A0
  or A1.

#### [ Selectable src/dest ]

(See the next page for *src/dest* classified by format.)

	SI	·c		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			<del>SP/SP</del>	
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### [Flag Change]

Flag	U	I	0	В	S	Z	D	С
Change	-	_	0	-	0	0	_	0

#### Conditions

- O: The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z: The flag is set when the operation resulted in 0; otherwise cleared.
- C: The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

#### [ Description Example ]

SUB.B A0,R0L ; A0's 8 low-order bits and R0L are operated on. SUB.B R0L,A0 ; R0L is zero-expanded and operated with A0.

SUB.B Ram:8[SB],R0L

SUB.W #2,[A0]

[ Related Instructions ] ADC,ADCF,ADD,SBB

### [src/dest Classified by Format]

#### **G** format

	SI	c		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP	
R2R0				R2R0				

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### S format\*2

		src		dest				
<del>R0L</del>	R0H	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16				
R0L*3	R0H*3	dsp:8[SB]	dsp:8[FB]	R0L*3	R0H*3	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16	<del>A0</del>	A1		

<sup>\*2</sup> You can only specify (.B) for the size specifier (.size).

<sup>\*3</sup> You cannot choose the same register for *src* and *dest*.

TST
TeST
TeST

[ Syntax ]

TST.size src,dest

B, W

Test
TeST

[ Instruction Code/Number of Cycles ]

Page=239

#### [ Operation ]

dest ∧ src

#### [Function]

- Each flag in the flag register changes state depending on the result of logical AND of src and dest.
- If dest is an A0 or A1 when the size specifier (.size) you selected is (.B), src is zero-expanded to
  perform operation in 16 bits. If src is an A0 or A1, operation is performed on the 8 low-order bits of A0
  or A1.

#### [ Selectable src/dest ]

	SI	c		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0				R2R0				

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

### [Flag Change]

Flag	U	_	0	В	S	Ζ	D	C
Change	_	_	_	-	0	0		

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z : The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

TST.B #3,R0L TST.B A0,R0L

TST.B R0L,A0 ; R0L is zero-expanded and operated on with A0.

; A0's 8 low-order bits and ROL are operated on.

[Related Instructions] AND,OR,XOR

**UND** 

#### Interrupt for undefined instruction

#### **UNDefined instruction**

UND

[ Syntax ] UND

[Instruction Code/Number of Cycles]

Page=241

### [ Operation ]

$$M(SP) \leftarrow (PC + 1)H, FLG$$

$$SP \leftarrow SP - 2$$
 $M(SP) \leftarrow (PC + 1)ML$ 
 $PC \leftarrow M(FFFDC16)$ 

### [Function]

- This instruction generates an undefined instruction interrupt.
- The undefined instruction interrupt is a nonmaskable interrupt.

#### [ Flag Change ]

Flag	כ	ı	0	В	S	Ζ	D	С
Change	0	0	l	l	_	_	0	ı

\*1 The flags are saved to the stack area before the UND instruction is executed. After the interrupt, the flag status becomes as shown on the left.

### Conditions

U: The flag is cleared.I: The flag is cleared.D: The flag is cleared.

### [ Description Example ]

UND

**WAIT** 

*Wait* **WAIT** 

**WAIT** 

[ Syntax ] WAIT

[ Instruction Code/Number of Cycles ]

Page=241

[ Operation ]

### [Function]

• This instruction halts program execution. Program execution is restarted when an interrupt of a higher priority level than IPL is acknowledged or a reset is generated.

### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	-	_	-	_	1	_

### [ Description Example ]

WAIT

XCHG.size src,dest

XCHG

Exchange
eXCHanGe
[Syntax]

**XCHG** 

[Instruction Code/Number of Cycles]

Page=242

[ Operation ]

dest ←→ src

#### [Function]

- This instruction exchanges contents between src and dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), 16 bits of zero- expanded *src* data are placed in the A0 or A1 and the 8 low-order bits of the A0 or A1 are placed in *src*.

B,W

### [ Selectable src/dest ]

	sr	c		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
<del>A0/A0</del>				A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]				dsp:20[A0]				
R2R0	R3R1	A1A0	<del>[A1A0]</del>	R2R0	R3R1	A1A0		

#### [ Flag Change ]

Flag	U	I	0	В	S	Ζ	D	С
Change		_	-	-	-	_		_

#### [ Description Example ]

XCHG.B R0L,A0 XCHG.W R0,A1

; A0's 8 low-order bits and R0L's zero-expanded value are exchanged.

XCHG.B R0L,[A0]

[ Related Instructions ] MOV,LDE,STE

# Exclusive OR eXclusive OR eXclusive OR [Syntax] XOR.size src,dest B, W Exclusive OR eXclusive OR

#### [ Operation ]

dest ← dest ∀ src

#### [Function]

- This instruction exclusive ORs src and dest together and stores the result in dest.
- If dest is an A0 or A1 when the size specifier (.size) you selected is (.B), src is zero-expanded to
  perform operation in 16 bits. If src is an A0 or A1, operation is performed on the 8 low-order bits of A0
  or A1.

### [ Selectable src/dest ]

	SI	rc		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0				R2R0				

<sup>\*1</sup> If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	-	ı	0	0	1	_

#### Conditions

S: The flag is set when the operation resulted in MSB = 1; otherwise cleared.

Z: The flag is set when the operation resulted in 0; otherwise cleared.

#### [ Description Example ]

XOR.B A0,R0L XOR.B R0L,A0 XOR.B #3,R0L XOR.W A0,A1 ; A0's 8 low-order bits and R0L are exclusive ORed.

; R0L is zero-expanded and exclusive ORed with A0.

[ Related Instructions ] AND,OR,TST

Blank for page layout

# Chapter 4


# **Instruction Code/Number of Cycles**

- 4.1 Guide to This Chapter
- 4.2 Instruction Code/Number of Cycles

### 4.1 Guide to This Chapter

This chapter describes instruction code and number of cycles for each op-code.

The following shows how to read this chapter by using an actual page as an example.



### (1) Mnemonic


Shows the mnemonic explained in this page.

### (2) Syntax


Shows an instruction syntax using symbols.

### (3) Instruction code

Shows instruction code. Entered in ( ) are omitted depending on src/dest you selected.



Contents at addresses following (start address of instruction + 2) are arranged as follows:




### (4) Table of cycles

Shows the number of cycles required to execute this instruction and the number of instruction bytes. There is a chance that the number of cycles increases due to an effect of software wait.

Instruction bytes are indicated on the left side of the slash and execution cycles are indicated on the right side.

# **ABS**

### (1) ABS.size dest



.size	SIZE
.B	0
.W	1


d€	est	DEST	d€	est	DEST
	R0L/R0	0000	In A 10 and	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
All	A1	0101	usp. ro[Arr]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/5	3/5	3/5	4/5	4/5	4/5

# **ADC**

### (1) ADC.size #IMM, dest



.size	SIZE
.B	0
.W	1


dest		DEST	de	est	DEST
Rn	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

### **ADC**

### (2) ADC.size src, dest




.size	SIZE
.B	0
.W	1

src/dest		SRC/DEST	src/dest		SRC/DEST
Rn	R0L/R0	0000	[a A 10 · a ob	dsp:8[A0]	1000
	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

# **ADCF**

### (1) ADCF.size dest



.size	SIZE
.B	0
.W	1


dest		DEST	de	est	DEST
Rn	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

# **ADD**

### (1) ADD.size:G #IMM, dest




.size	SIZE
.B	0
.W	1

dest		DEST	de	est	DEST
Rn	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[0 <i>B/1 B</i> ]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

### (2) ADD.size:Q #IMM, dest




.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
0	0 0 0 0	-8	1000
+1	0 0 0 1	<b>-</b> 7	1001
+2	0010	-6	1010
+3	0 0 1 1	<b>-</b> 5	1011
+4	0 1 0 0	-4	1 1 0 0
+5	0 1 0 1	-3	1 1 0 1
+6	0 1 1 0	-2	1110
+7	0 1 1 1	<b>-1</b>	1111

de	est	DEST	dest		DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1 0 0 0 1 dsp.o[A11]	dsp:8[A1]	1001		
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	dsp. ro[Aii]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נייון	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3


### (3) ADD.B:S #IMM8, dest



dest			ES	Т
Rn	R0H	0	1	1
IXII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
GSP.0[OB/1 B]	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3






.size	SIZE
.B	0
.W	1

src	/dest	SRC/DEST	src/dest		SRC/DEST
	R0L/R0 0 0 0 0 dsp:8[An]		dsp:8[A0]	1000	
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0 1 0 1	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0 1 1 0	dsp:16[SB]	dsp:16[SB]	1110
[Aii]	[A1]	0 1 1 1	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

### (5) ADD.B:S src, R0L/R0H



s	SRC		
Rn	R0L/R0H	0	0
dsp:8[SB/FB]	dsp:8[SB]	0	1
GSP.0[OB/1 B]	dsp:8[FB]	1	0
abs16	abs16	1	1


dest	DEST
R0L	0
R0H	1

### [ Number of Bytes/Number of Cycles ]

src	Rn	dsp:8[SB/FB]	abs16	
Bytes/Cycles	1/2	2/3	3/3	

### **ADD**

(6) ADD.size:G #IMM, SP



#IMM8 #IMM16

.size	SIZE
.B	0
.W	1

Bytes/Cycles	3/2

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

### (7) ADD.size:Q #IMM, SP

b7			b0 b7 b0								
0 1	1	1	1	1	0	1	1	0	1	1	IMM4

<sup>\*1</sup> The instruction code is the same regardless of whether you selected (.B) or (.W) for the size specifier (.size).

#IMM	IMM4	#IMM	IMM4	
0	0 0 0 0	-8	1000	
+1	0 0 0 1	<b>-</b> 7	1001	
+2	0 0 1 0	-6	1010	
+3	0 0 1 1	<b>-</b> 5	1011	
+4	0 1 0 0	-4	1 1 0 0	
+5	0 1 0 1	-3	1 1 0 1	
+6	0 1 1 0	-2	1110	
+7	0 1 1 1	<b>–</b> 1	1111	

Bytes/Cycles	2/1

# **ADJNZ**

### (1) ADJNZ.size #IMM, dest, label



dsp8 (label code)= address indicated by label –(start address of instruction + 2)

.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
0	0000	-8	1000
+1	0001	<b>-</b> 7	1001
+2	0010	-6	1010
+3	0011	<b>-</b> 5	1011
+4	0100	-4	1100
+5	0101	-3	1101
+6	0110	-2	1110
+7	0111	<b>–</b> 1	1111


d	dest		dest		DEST
D.	R0L/R0	0000	[a A]Oraph	dsp:8[A0]	1000
	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
Rn	R1L/R2 0 0 1 0 dsp:8[SB/FB]	dsp:8[SB]	1010		
	R1H/R3	0011	usp.o[OB/1 B]	dsp:8[FB]	1011
Δn	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[Ari]	dsp:16[A1]	1101
[AA]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/5	4/5	4/5	5/5	5/5	5/5

<sup>\*1</sup> If branched to label, the number of cycles above is increased by 4.

# **AND**





.size	SIZE
.B	0
.W	1

dest		DEST	dest		DEST
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0 0100 deput6[An]	dsp:16[An]	dsp:16[A0]	1100	
An	A1	0101	usp. ro[Ari]	dsp:16[A1]	1101
[AA]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111


### [ Number of Bytes/Number of Cycles ]

dest		Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycle	s :	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

### **AND**

### (2) AND.B:S #IMM8, dest




de	est	D	DEST	
Rn	R0H	0	1	1
IXII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

### **AND**

### (3) AND.size:G src, dest




.size	SIZE
.B	0
.W	1

src/dest		SRC/DEST	src/dest		SRC/DEST
Rn	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0 1 0 0	dsp:16[An]	dsp:16[A0]	1100
All	A1	0 1 0 1	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0 1 1 0	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

### **AND**






s	SRC		
Rn	R0L/R0H	0	0
dsp:8[SB/FB]	dsp:8[SB]	0	1
GSP.0[GB/1 B]	dsp:8[FB]	1	0
abs16	abs16	1	1

dest	DEST
R0L	0
R0H	1

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

# **BAND**

### (1) BAND src




src		SRC	src		SRC
	bit,R0	0000	In A 10 so and	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
Dit,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1 1 0 0
DIL,AII	bit,A1	0101	base. ro[Anj	base:16[A1]	1 1 0 1
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
וְיִיוּן	[A1]	0111	bit,base:16	bit,base:16	1111

### [ Number of Bytes/Number of Cycles ]

src	bit,Rn	Rn bit,An	hit Rn   hit Δn	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
			[Aii]	[An]	[SB/FB]	[An]	[SB]	Dit,Dase. 10	
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4	

# **BCLR**

### (1) BCLR:G dest



d€	est	DEST	d€	est	DEST
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base.o[Anj	base:8[A1]	1001
Dit,TXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0 1 0 0	base:16[An]	base:16[A0]	1 1 0 0
bit,An	bit,A1	0 1 0 1	base. ro[Anj	base:16[A1]	1101
[An]	[A0]	0 1 1 0	bit,base:16[SB]	bit,base:16[SB]	1110
נייין	[A1]	0 1 1 1	bit,base:16	base:8[A1] bit,base:8[SB] bit,base:8[FB] base:16[A0] base:16[A1]	1111

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3

### **BCLR**

### (2) BCLR:S bit, base:11[SB]

b7				b0	dest code
0 1	0	0	0	BIT	dsp8

Bytes/Cycles	2/3
--------------	-----

# **BM**Cnd

### (1) BMCnd dest



	dest	DEST	de	est	DEST
bit,Rn	bit,R0	0000	[a A ]Quand	base:8[A0]	1000
	bit,R1	0 0 0 1	base:8[An]	base:8[A1]	1001
	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0 0 1 1	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
DIL,AII	bit,A1	0101	base. ro[Anj	base:16[A1]	1 1 0 1
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0 1 1 1	bit,base:16	bit,base:16	1111

Cnd	CND	Cnd	CND
GEU/C	0 0 0 0 0 0 0 0	LTU/NC	1 1 1 1 1 0 0 0
GTU	0 0 0 0 0 0 0 1	LEU	1 1 1 1 1 0 0 1
EQ/Z	0 0 0 0 0 0 1 0	NE/NZ	1 1 1 1 1 0 1 0
N	0 0 0 0 0 0 1 1	PZ	1 1 1 1 1 0 1 1
LE	0 0 0 0 0 1 0 0	GT	1 1 1 1 1 1 0 0
0	0 0 0 0 0 1 0 1	NO	1 1 1 1 1 1 0 1
GE	0 0 0 0 0 1 1 0	LT	1 1 1 1 1 1 0

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	4/6	4/6	3/10	4/10	4/7	5/10	5/7	5/7

### **BM**Cnd

### (2) BMCnd C

b7						b0	b7						<u>b0</u>
0 1	1	1	1	1	0	1	1	1	0	1	CN	D	

Cnd	CND	Cnd	CND
GEU/C	0000	PZ	0111
GTU	0001	LE	1000
EQ/Z	0010	0	1001
N	0011	GE	1010
LTU/NC	0100	GT	1100
LEU	0101	NO	1101
NE/NZ	0110	LT	1110


### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/1
--------------	-----

<sup>\*1</sup> If the condition is true, the number of cycles above is increased by 1.

# **BNAND**

### (1) BNAND src




s	rc	SRC	s	rc	SRC
	bit,R0	0 0 0 0 base:8[A0]		1000	
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
Dit,ixii	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0 1 0 0	base:16[An]	base:16[A0]	1 1 0 0
DIL,AII	bit,A1	0 1 0 1	base. ro[Anj	base:16[A1]	1101
[An]	[A0]	0 1 1 0	bit,base:16[SB]	bit,base:16[SB]	1110
נייון	[A1]	0111	bit,base:16	bit,base:16	1111

src	bit,Rn	bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
	Dit,Kn	DII,AII	[An]	[An]	[SB/FB]	[An]	[SB]	Dit,Dase. 16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

# **BNOR**

### (1) BNOR src




s	rc	SRC	s	rc	SRC
	bit,R0	0000	fαΛ10.cocd	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
Dit,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
DIL,AII	bit,A1	0 1 0 1	base. ro[Anj	base:16[A1]	1 1 0 1
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[AII]	[A1]	0111	bit,base:16	bit,base:16	1111

### [ Number of Bytes/Number of Cycles ]

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

# **BNOT**

### (1) BNOT:G dest



d€	est	DEST	de	est	DEST
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001
	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0 1 0 0	base:16[An]	base:16[A0]	1 1 0 0
Dit,Aii	bit,A1	0 1 0 1	base. ro[Anj	base:16[A1]	1101
[An]	[A0]	0 1 1 0	bit,base:16[SB]	bit,base:16[SB]	1110
[AII]	[A1]	0111	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3

### **BNOT**

### (2) BNOT:S bit, base:11[SB]


b7 t					b(	dest code
0	1	0	1	0	BIT	dsp8

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/3

# **BNTST**

### (1) BNTST src




s	rc	SRC	s	rc	SRC
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base.o[Anj	base:8[A1]	1001
	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0 0 1 1	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0 1 0 0	base:16[An]	base:16[A0]	1 1 0 0
Dit,Aii	bit,A1	0 1 0 1	base. ro[Anj	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[ייין	[A1]	0 1 1 1	bit,base:16	bit,base:16	1111

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

# **BNXOR**

### (1) BNXOR src




	src	SRC	src		SRC
	bit,R0	0000	la A 10. cood	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
Dit,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
DIL,AII	bit,A1	0101	base. ro[An]	base:16[A1]	1 1 0 1
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
الحانا	[A1]	0111	bit,base:16	bit,base:16	1111

### [ Number of Bytes/Number of Cycles ]

src bit,Rn	bit,Rn	bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
SIC	DIL,KII	DIL,AII	[AII]	[An]	[SB/FB]	[An]	[SB]	DII,Dase. 10
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

# **BOR**

### (1) BOR src



s	rc	SRC	S	rc	SRC
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base.o[AII]	base:8[A1]	1001
	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0 1 0 0	base:16[An]	base:16[A0]	1 1 0 0
Dit,Aii	bit,A1	0 1 0 1	base. ro[Anj	base:16[A1]	1101
[An]	[A0]	0 1 1 0	bit,base:16[SB]	bit,base:16[SB]	1110
الحربا	[A1]	0 1 1 1	bit,base:16	bit,base:16	1111

src	bit,Rn	bit.Rn	n bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
0.0		' '	[·]	[An]	[SB/FB]	[An]	[SB]	511,5455.15	
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4	

**BRK** 

### (1) BRK

D/					b0
0 0	0 0	0	0	0	0


### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	1/27

<sup>\*1</sup> If you specify the target address of the BRK interrupt by use of the interrupt table register (INTB), the number of cycles shown in the table increases by two. At this time, set FF16 in addresses FFFE416 through FFFE716.

## **BSET**

### (1) BSET:G dest



dest		DEST	dest		DEST
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base.o[All]	base:8[A1]	1 0 0 1
Dit, IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0 0 1 1	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0 1 0 0	base:16[An]	base:16[A0]	1 1 0 0
Dit,Aii	bit,A1	0 1 0 1	base. ro[Anj	base:16[A1]	1 1 0 1
[An]	[A0]	0 1 1 0	bit,base:16[SB]	bit,base:16[SB]	1110
נייין	[A1]	0111	bit,base:16	bit,base:16	1111

dest bit,F	hit Pn	bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit.base:16
	DIL,IXII	DII,AII	[Anj	[An]	[SB/FB]	[An]	[SB]	DIL,Dase. 10
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3

### **BSET**

### (2) BSET:S bit, base:11[SB]


b7					b(	dest code
0	1	0	0	1	BIT	dsp8

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/3
	2/0

# **BTST**

### (1) BTST:G src



src		SRC	src		SRC
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base.o[AII]	base:8[A1]	1001
Dit,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1 1 0 0
Dit,Aii	bit,A1	0101	base. ro[Anj	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
נייון	[A1]	0111	bit,base:16	bit,base:16	1111

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3

### **BTST**

### (2) BTST:S bit, base:11[SB]


b7					b0	src code
0	1	0	1	1	BIT	dsp8

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/3

# **BTSTC**

#### (1) BTSTC dest




d	est	DEST	de	est	DEST
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base.o[AII]	base:8[A1]	1001
DIL, NII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
DIL,AII	bit,A1	0101	base. ro[Anj	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0 1 1 1	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

# **BTSTS**

### (1) BTSTS dest




dest		DEST	dest		DEST
	bit,R0	0000	[a A 10.00d	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
Dit,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1 1 0 0
DIL,AII	bit,A1	0101	base. ro[Anj	base:16[A1]	1 1 0 1
[ A]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[An]	[A1]	0111	bit,base:16	bit,base:16	1111

### [ Number of Bytes/Number of Cycles ]

doct	hit Dn	hit An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
dest	bit,Rn bit,An	bit,An   [An]	[AII]	[An]	[SB/FB]	[An]	[SB]	DII,Dase. 10
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

# **BXOR**

### (1) BXOR src




s	rc	SRC	s	rc	SRC
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base.o[All]	base:8[A1]	1001
Dit,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1 1 0 0
Dit,Aii	bit,A1	0 1 0 1	base. ro[Anj	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
الحانا	[A1]	0111	bit,base:16	bit,base:16	1111

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

# **CMP**





.size	SIZE
.B	0
.W	1


dest		DEST	de	est	DEST
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0 0100 dept46[An]	dsp:16[An]	dsp:16[A0]	1100	
All	A1	0101	usp. ro[Ari]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

### **CMP**

### (2) CMP.size:Q #IMM, dest



.size	SIZE
.B	0
.W	1


#IMM	IMM4	#IMM	IMM4
0	0 0 0 0	-8	1000
+1	0 0 0 1	<b>-</b> 7	1001
+2	0010	-6	1010
+3	0 0 1 1	<b>-</b> 5	1011
+4	0 1 0 0	-4	1 1 0 0
+5	0 1 0 1	-3	1 1 0 1
+6	0 1 1 0	-2	1110
+7	0 1 1 1	<b>-1</b>	1111

dest		DEST	dest		DEST
	R0L/R0	0 0 0 0	don:0[An]	dsp:8[A0]	1 0 0 0
Rn	R0H/R1 0 0 0 1 dsp:8[An]	asp.o[Anj	dsp:8[A1]	1001	
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[OB/1 B]	dsp:8[FB]	1 0 1 1
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
AII	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

### **CMP**

### (3) CMP.B:S #IMM8, dest




d€	DEST			
Rn	R0H	0	1	1
KII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
d3p.0[0D/1 D]	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

# **CMP**

### (4) CMP.size:G src, dest




.size	SIZE							
.B	0							
.W	1							

src	/dest	SRC/DEST	src/	dest	SRC/DEST
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0 1 0 0	dsp:16[An]	dsp:16[A0]	1100
All	A1	0 1 0 1	usp. ro[Ari]	dsp:16[A1]	1101
[An]	[A0]	0 1 1 0	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

# **CMP**

### (5) CMP.B:S src, R0L/R0H



s	SRC		
Rn	R0L/R0H	0	0
dsp:8[SB/FB]	dsp:8[SB]	0	1
dop.o[0 <i>D/</i> 1 <i>D</i> ]	dsp:8[FB]	1	0
abs16	abs16	1	1

dest	DEST
R0L	0
R0H	1

### [ Number of Bytes/Number of Cycles ]

src	Rn	dsp:8[SB/FB]	abs16		
Bytes/Cycles	1/2	2/3	3/3		

# **DADC**


## (1) DADC.B #IMM8, R0L

b7							b0	b7				<u>b0</u>					
0	1	1	1	1	1	0	0	1	1	1	0	1	1	1	0	#IMM8	

Bytes/Cycles	3/5

# **DADC**

## (2) DADC.W #IMM16, R0



#IMM16

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	4/5
Dytes/Oyeles	4/3

# **DADC**

# (3) DADC.B R0H, R0L

b7							b0	b7							b0
0	1	1	1	1	1	0	0	1	1	1	0	0	1	1	0

Bytes/Cycles	2/5

# **DADC**

## (4) DADC.W R1, R0

b7			b0 b7										b0		
0 '	1 ,	1	1	1	1	0	1	1	1	1	0	0	1	1	0

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/5

# **DADD**

# (1) DADD.B #IMM8, R0L

<u>b7</u>							b0	b7							bC	)
0	ុ1	<sub>_</sub> 1	ុ1	1	1	0	0	1	ុ1	<sub>_</sub> 1	0	1	1	0	0	#IMM8

Bytes/Cycles	3/5

# **DADD**

## (2) DADD.W #IMM16, R0

b7							b0	b7							b
0	1	1	1	1	1	0	1	1	1	1	0	1	1	0	0

#IMM16

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	4/5

## **DADD**

# (3) DADD.B R0H, R0L

b7							b0	b7							b0
0	<sub>,</sub> 1	1	1	1	1	0	0	1	1	1	0	0	1	0	0

Bytes/Cycles	2/5

## **DADD**

### (4) DADD.W R1, R0


b7							b0	b7							bC
0	1	1	1	1	1	0	1	1	1	1	0	0	1	0	0

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/5

# **DEC**

## (1) DEC.B dest



de	D	Т		
Rn	R0H	0	1	1
KII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
d3p.0[0D/1 D]	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/3	3/3

## **DEC**

## (2) DEC.W dest

b7							b0
1	1	1	1	DEST	0	1	0


dest	DEST
A0	0
A1	1

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	1/1

# DIV

### (1) DIV.size #IMM



#IMM8 #IMM16


.size	SIZE
.B	0
.W	1

Bytes/Cycles	3/22

- \*1 If the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 6, respectively.
- \*2 The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

DIV

#### (2) DIV.size src



.size	SIZE
.B	0
.W	1

s	rc	SRC	s	SRC	
	R0L/R0	0000	[a A 10 · a a b	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2 0 0	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	dsp.o[OD/1 D]	dsp:8[FB]	1011
Δn	A0	0 1 0 0	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[Anj	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

### [ Number of Bytes/Number of Cycles ]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/22	2/22	2/24	3/24	3/24	4/24	4/24	4/24

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of cycles above is increased by 6.

### (1) DIVU.size #IMM

b7							b0	b7							b0	
0	1	1	1	1	1	0	SIZE	1	1	1	0	0	0	0	0	#IMM8
																#IMM16

.size	SIZE
.B	0
.W	1

Bytes/Cycles	3/18


<sup>\*2</sup> The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

<sup>\*2</sup> The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

<sup>\*3</sup> If the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 7, respectively.

## DIVU

### (2) DIVU.size src



.size	SIZE
.B	0
.W	1

\$	src	SRC	s	SRC	
	R0L/R0	0000	la A 10 · a ab	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OB/1 B]	dsp:8[FB]	1011
Δn	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
An	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111


#### [ Number of Bytes/Number of Cycles ]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/18	2/18	2/20	3/20	3/20	4/20	4/20	4/20

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of cycles above is increased by 7.

# **DIVX**

### (1) DIVX.size #IMM



.size	SIZE
.B	0
.W	1

Bytes/Cycles	3/22


<sup>\*2</sup> The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

<sup>\*2</sup> The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

<sup>\*3</sup> If the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 6, respectively.

**DIVX** 

### (2) DIVX.size src



.size	SIZE
.B	0
.W	1

s	rc	SRC	s	rc	SRC
	R0L/R0	0000	dan:01Anl	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	dsp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0 1 0 0	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[All]	[A1]	0111	abs16	abs16	1111

#### [ Number of Bytes/Number of Cycles ]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/22	2/22	2/24	3/24	3/24	4/24	4/24	4/24

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of cycles above is increased by 6.

### (1) DSBB.B #IMM8, R0L

b7							b0	b7							bO	1
0	1	<u>,</u> 1	<sub>.</sub> 1	1	<u>,</u> 1	0	0	1	<u>,</u> 1	<u>,</u> 1	0	1	<u>,</u> 1	<u>,</u> 1	1	#IMM8

Bytes/Cycles	3/4

<sup>\*2</sup> The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

DSBB

# **DSBB**

## (2) DSBB.W #IMM16, R0

00 07	b0 b7 b0										
0 1 1 1 1 1 0 1 1 1 1	0 1 1 1 1										

#IMM16

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	4/4

# **DSBB**

## (3) DSBB.B R0H, R0L

b7							b0	b7							b0
0	1	1	1	1	1	0	0	1	1	1	0	0	1	1	1

Bytes/Cycles	2/4

# **DSBB**

### (4) DSBB.W R1, R0

b7 b0 b7													b0				
ľ	0	) 1 1 1 1 1 0 1								1 1 1 0 0 1 1							
L															1		

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/4

# **DSUB**

## (1) DSUB.B #IMM8, R0L

b7			b0 b7										b0				
0	1	1	1	1	1	0	0	1	1	1	0	1	1	0	1	#IMM8	

Bytes/Cycles	3/4

# **DSUB**

## (2) DSUB.W #IMM16, R0

b7	7 b0 b7														b0		
0	0 1 1 1 1 1 0 1 1 1 1 0							0	1	1	0	1					

#IMM16

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	4/4

# **DSUB**

## (3) DSUB.B R0H, R0L

b7 b0 b7													b0		
0	1	1	1	1	1	0	0	1	1	1	0	0	1	0	1

Bytes/Cycles	2/4
--------------	-----

# **DSUB**

## (4) DSUB.W R1, R0

b7							b0	) b7 b(								
0	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	

## [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/4
Dytes/Cycles	2/7

# **ENTER**

## (1) ENTER #IMM8

b7				b0 b7								<u>b0</u>					
0	<sub>,</sub> 1	1	<sub>,</sub> 1	1	1	0	0	1	<sub>,</sub> 1	<sub>,</sub> 1	<sub>,</sub> 1	0	0	1	0	#IMM8	

Bytes/Cycles	3/4

# **EXITD**

### (1) EXITD


b7			b0 b7 b0										<u>b0</u>	
0 1	1	1	1	1	0	1	1	1	1	1	0	0	1	0

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/9

# **EXTS**

### (1) EXTS.B dest



d€	est	DEST	de	est	DEST
	R0L	0000	dsp:8[An]	dsp:8[A0]	1000
Rn		0001	usp.o[AII]	dsp:8[A1]	1001
	R1L	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011	GSP.0[OB/1 B]	dsp:8[FB]	1011
		0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
		0101	usp. ro[Ari]	dsp:16[A1]	1101
[An]	[A0]	0 1 1 0	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by --- cannot be selected.

dest	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/5	3/5	3/5	4/5	4/5	4/5

# **EXTS**

### (2) EXTS.W R0

b7							b0	b7							b0
0	1	1	1	1	1	0	0	1	1	1	1	0	0	1	1

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/3
--------------	-----

# **FCLR**

# (1) FCLR dest

ŀ	o7							b0	b7					b0
	1	1	1	0	1	0	1	1	0	DEST	0	1	0	1

dest	DEST
С	0 0 0
D	0 0 1
Z	0 1 0
S	0 1 1
В	1 0 0
0	1 0 1
1	1 1 0
U	1 1 1

Bytes/Cycles	2/2

# **FSET**

## (1) FSET dest

b7				b0 b7 b0									
1	1	1	0	1	0	1	1	0	DEST	0	1	0	0


dest	DEST						
С	0	0	0				
D	0	0	1				
Z	0	1	0				
S	0	1	1				
В	1	0	0				
0	1	0	1				
1	1	1	0				
J	1	1	1				

### [ Number of Bytes/Number of Cycles ]

D : (O I	0.40
Bytes/Cycles	2/2

# **INC**

# (1) INC.B dest



de	D	Т		
Rn	R0H	0	1	1
IXII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/3	3/3

**INC** 

## (2) INC.W dest

b/							b0
1	0	1	1	DEST	0	1	0


dest	DEST
A0	0
A1	1

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	1/1

# INT

### (1) INT #IMM



Bytes/Cycles	2/19

# **INTO**

### **(1) INTO**

07			Ud
1 1 1 1	0 1	1	0


#### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	1/1

\*1 If the O flag = 1, the number of cycles above is increased by 19.

# **JCnd**

## (1) JCnd label




dsp8 = address indicated by label – (start address of instruction + 1)

Cnd	C	NE	)	Cnd	C	)	
GEU/C	0	0	0	LTU/NC	1	0	0
GTU	0	0	1	LEU	1	0	1
EQ/Z	0	1	0	NE/NZ	1	1	0
N	0	1	1	PZ	1	1	1

Bytes/Cycles	2/2

<sup>\*2</sup> If branched to label, the number of cycles above is increased by 2.

## **JCnd**



b7							b0	b7					b0	label code
0	1	1	1	1	1	0	1	1	1	0	0	CND		dsp8

dsp8 =address indicated by label – (start address of instruction + 2)

Cnd	CND	Cnd	CND
LE	1000	GT	1100
0	1001	NO	1 1 0 1
GE	1010	LT	1110


#### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	3/2

<sup>\*1</sup> If branched to label, the number of cycles above is increased by 2.

# **JMP**

### (1) JMP.S label




dsp = address indicated by label - (start address of instruction + 2)

Bytes/Cycles	1/5

# **JMP**

(2) JMP.B label




dsp8 = address indicated by label – (start address of instruction + 1)

#### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/4
--------------	-----

# **JMP**

(3) JMP.W label



dsp16 = address indicated by label – (start address of instruction + 1)

Bytes/Cycles	3/4

# **JMP**

# (4) JMP.A label


b7							b0	label code
1	1	1	1	1	1	0	0	abs20

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	4/4

# **JMPI**

### (1) JMPI.W src




src		SRC	src		SRC
	R0	0000	[a A ]O, a ob	dsp:8[A0]	1000
Rn	R1	0001	dsp:8[An]	dsp:8[A1]	1001
KII	R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R3	0011	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:20[An]	dsp:20[A0]	1100
All	A1	0101	usp.zo[Aii]	dsp:20[A1]	1101
[44]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0 1 1 1	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/7	2/7	2/11	3/11	3/11	5/11	4/11	4/11

# **JMPI**

### (2) JMPI.A src




src		SRC	src		SRC
	R2R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R3R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII		0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A1A0	0100	dsp:20[An]	dsp:20[A0]	1100
All		0101	usp.zo[Aii]	dsp:20[A1]	1 1 0 1
[A0] 0 1 1		0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by --- cannot be selected.

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/6	2/6	2/10	3/10	3/10	5/10	4/10	4/10

# **JSR**

### (1) JSR.W label




dsp16 = address indicated by label – (start address of instruction + 1)

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	3/8
--------------	-----

# **JSR**


### (2) JSR.A label



Bytes/Cycles	4/9

# **JSRI**

### (1) JSRI.W src




	src	SRC	\$	src	SRC
	R0	0000	don 10 Lan	dsp:8[A0]	1000
Rn	R1	0 0 0 1	dsp:8[An]	dsp:8[A1]	1001
KII	R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R3	0 0 1 1	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0 1 0 0	dsp:20[An]	dsp:20[A0]	1 1 0 0
An	A1	0 1 0 1	usp.zo[An]	dsp:20[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

#### [ Number of Bytes/Number of Cycles ]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/11	2/11	2/15	3/15	3/15	5/15	4/15	4/15

# **JSRI**

### (2) JSRI.A src



S	rc	SRC	s	rc	SRC
	R2R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R3R1	0001	dsp:8[An]	dsp:8[A1]	1001
Kii		0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A1A0	0100	dsp:20[An]	dsp:20[A0]	1100
All		0101	usp.zo[Aii]	dsp:20[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
וְאוֹין	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by --- cannot be selected.

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/11	2/11	2/15	3/15	3/15	5/15	4/15	4/15

**LDC** 

### (1) LDC #IMM16, dest

<u>b7</u>	b0 b7	<u>b0</u>	
1 1 1 0	1 0 1 1 0 DEST	0 0 0 0	#IMM16

dest	D	ES	ST
	0	0	0
INTBL	0	0	1
INTBH	0	1	0
FLG	0	1	1
ISP	1	0	0
SP	1	0	1
SB	1	1	0
FB	1	1	1

<sup>\*1</sup> Marked by --- cannot be selected.

#### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	4/2

# **LDC**

## (2) LDC src, dest



S	rc	SRC	SI	rc	SRC
	R0	0000	don 101 Anl	dsp:8[A0]	1000
Rn	R1	0001	dsp:8[An]	dsp:8[A1]	1001
KII	R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[741]	[A1]	0111	abs16	abs16	1111

dest	D	EST			
	0	0	0		
INTBL	0	0	1		
INTBH	0	1	0		
FLG	0	1	1		
ISP	1	0	0		
SP	1	0	1		
SB	1	1	0		
FB	1	1	1		

<sup>\*1</sup> Marked by --- cannot be selected.

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

# **LDCTX**

## (1) LDCTX abs16, abs20

<u>b7</u>							b0	b7							b(	)		
0	1	1	1	1	1	0	0	1	1	1	1	0	0	0	0		abs16	abs20


### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles 7/11+2×m

<sup>\*2</sup> m denotes the number of transfers performed.

# **LDE**

### (1) LDE.size abs20, dest



.size	SIZE
.B	0
.W	1


de	est	DEST	de	est	DEST
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Ari]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/4	5/4	5/5	6/5	6/5	7/5	7/5	7/5

## **LDE**

### (2) LDE.size dsp:20[A0], dest




.size	SIZE			
.B	0			
.W	1			

de	est	DEST	de	est	DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	GSP.0[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Arij	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נייון	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/4	5/4	5/5	6/5	6/5	7/5	7/5	7/5

# **LDE**

### (3) LDE.size [A1A0], dest



.size	SIZE
.B	0
.W	1

de	est	DEST	de	est	DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[Aii]	dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Arij	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5

# **LDINTB**

### (1) LDINTB #IMM

b7	7 b0 b7 b0														
1	1	1	0	1	0	1	1	0	0	1	0	0	0	0	0
0	0	0	0		#IM	M1		0	0	0	0	0	0	0	0
1	1	1	0	1	0	1	1	0	0	0	1	0	0	0	0
	#IMM2														

<sup>\*1 #</sup>IMM1 indicates the 4 high-order bits of #IMM. #IMM2 indicates the 16 low-order bits of #IMM.

Bytes/Cycles	8/4

# **LDIPL**

### (1) LDIPL #IMM


b7							b0	b7						b0
0	1	1	1	1	1	0	1	1	0	1	0	0	#IMM	

### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/2

# MOV

## (1) MOV.size:G #IMM, dest




.size	SIZE
.B	0
.W	1

dest		DEST	de	est	DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	GSP.0[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Arij	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נייון	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/3	4/3	4/3	5/3	5/3	5/3

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

## (2) MOV.size:Q #IMM, dest




.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
0	0 0 0 0	-8	1000
+1	0 0 0 1	<b>-</b> 7	1001
+2	0010	-6	1010
+3	0 0 1 1	<b>-</b> 5	1011
+4	0 1 0 0	-4	1 1 0 0
+5	0 1 0 1	-3	1 1 0 1
+6	0 1 1 0	-2	1110
+7	0 1 1 1	<b>-1</b>	1111

dest		DEST	d	est	DEST
	R0L/R0	0 0 0 0	don:0[An]	dsp:8[A0]	1000
Rn	R0H/R1	0 0 0 1	dsp:8[An]	dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
AII	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0 1 1 0	dsp:16[SB]	dsp:16[SB]	1110
[ייין]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/2	3/2	3/2	4/2	4/2	4/2


### (3) MOV.B:S #IMM8, dest



dest			DEST		
Rn	R0H	0	1	1	
IXII	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
usp.o[OD/1 D]	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

### (4) MOV.size:S #IMM, dest



.size	SIZE
.B	1
.W	0

dest	DEST
A0	0
A1	1


#### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/1
= y (00, 0 y 0.00	2/ 1

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 1, respectively.

## MOV


### (5) MOV.B:Z #0, dest



dest		DEST		
Rn	R0H	0	1	1
KII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/2	3/2






.size	SIZE
.B	0
.W	1

src	/dest	SRC/DEST	src/	dest	SRC/DEST
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
All	A1	0101		dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[Aii]	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/2	3/2	3/2	4/2	4/2	4/2
An	2/2	2/2	2/2	3/2	3/2	4/2	4/2	4/2
[An]	2/3	2/3	2/3	3/3	3/3	4/3	4/3	4/3
dsp:8[An]	3/3	3/3	3/3	4/3	4/3	5/3	5/3	5/3
dsp:8[SB/FB]	3/3	3/3	3/3	4/3	4/3	5/3	5/3	5/3
dsp:16[An]	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3
dsp:16[SB]	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3
abs16	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3

### (7) MOV.B:S src, dest



src			C
Rn	R0L/R0H	0	0
dsp:8[SB/FB]	dsp:8[SB]	0	1
	dsp:8[FB]	1	0
abs16	abs16	1	1


dest	DEST
A0	0
A1	1

### [ Number of Bytes/Number of Cycles ]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

## MOV

### (8) MOV.B:S R0L/R0H, dest




src	SRC
R0L	0
R0H	1

dest			ST
dsp:8[SB/FB]	dsp:8[SB]	0	1
	dsp:8[FB]	1	0
abs16 abs16		1	1

dest	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/2	3/2

### (9) MOV.B:S src, R0L/R0H



src			C
Rn	R0L/R0H		0
dsp:8[SB/FB]	dsp:8[SB]	0	1
	dsp:8[FB]	1	0
abs16	abs16	1	1

dest	DEST		
R0L	0		
R0H	1		

### [ Number of Bytes/Number of Cycles ]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

## MOV

### (10) MOV.size:G dsp:8[SP], dest




.size	SIZE		
.B	0		
.W	1		

dest		DEST	dest		DEST
Rn	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	dop.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
All	A1	0101	0 1 0 1	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/3	4/3	4/3	5/3	5/3	5/3

## MOV

## (11) MOV.size:G src, dsp:8[SP]



.size	SIZE
.B	0
.W	1

s	rc	SRC	src		SRC
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
Δn	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[م۸]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4

# **MOVA**

## (1) MOVA src, dest




s	rc	SRC
dsp:8[An]	dsp:8[A0]	1000
usp.o[Aii]	dsp:8[A1]	1001
dsp:8[SB/FB]	dsp:8[SB]	1010
	dsp:8[FB]	1011
dsp:16[An]	dsp:16[A0]	1 1 0 0
usp. ro[Ari]	dsp:16[A1]	1 1 0 1
dsp:16[SB]	dsp:16[SB]	1110
abs16	abs16	1111

dest	DEST			
R0	0	0	0	
R1	0	0	1	
R2	0	1	0	
R3	0	1	1	
A0	1	0	0	
A1	1	0	1	

src	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	4/2	4/2	4/2

# **MOV***Dir*

## (1) MOV*Dir* R0L, dest



Dir	DIR		
LL	0 0		
LH	1 0		
HL	0 1		
HH	1 1		


d	est	DEST	dest		DEST
Rn		0000	[a A ]O, a ob	dsp:8[A0]	1000
	R0H	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
Δn		0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
An		0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.

dest	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
MOVHH,	2/4	2/5	3/5	3/5	4/5	4/5	4/5
MOVLL	2, 1	2,0	0,0	0,0	1,70	20	170
MOVHL,	2/7	2/8	3/8	3/8	4/8	4/8	4/8
MOVLH	2/1	2/0	3/0	3/0	7,0	7,0	7,0

## **MOV***Dir*

## (2) MOV*Dir* src, R0L



Dir	DIR		
LL	0 0		
LH	1 0		
HL	0 1		
HH	1 1		


s	rc	SRC	src		SRC
Rn	R0L	0000	[a A ]O. aob	dsp:8[A0]	1000
	R0H	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
Δn		0 1 0 0	dsp:16[An]	dsp:16[A0]	1 1 0 0
An		0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.

src	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
MOVHH,	2/3	2/5	3/5	3/5	4/5	4/5	4/5
MOVLL	2/3	2/3	3/3	3/3	4/3	4/3	4/3
MOVHL,	2/6	2/8	3/8	3/8	4/8	4/8	4/8
MOVLH	2/0	2/6	5,0	3/6	4/0	4/0	7/0

# **MUL**

#### (1) MUL.size #IMM, dest



.size	SIZE
.B	0
.W	1

dest		DEST	dest		DEST
	R0L/R0	0000	In A 19: and	dsp:8[A0]	1000
Rn	/R1	0001	dsp:8[An]	dsp:8[A1]	1001
KII	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011	usp.o[OD/1 D]	dsp:8[FB]	1011
Λn	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An		0101	usp. ro[Arij	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.


dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/4	3/4	3/5	4/5	4/5	5/5	5/5	5/5

<sup>\*2</sup> If dest is Rn or An while the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 each.

<sup>\*3</sup> If dest is neither Rn nor An while the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 2, respectively.

## **MUL**

#### (2) MUL.size src, dest



.size	SIZE
.B	0
.W	1

src		SRC	src		SRC
Rn	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1 0 1 0 1 dsp. re[An]	usp. ro[Ari]	dsp:16[A1]	1101	
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest		DEST	dest		DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/ 0 0 1 0 dcp:9/SR/EP1	dsp:8[SB/FB]	dsp:8[SB]	1010	
		0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An		0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5
An	2/4	2/5	2/5	3/5	3/5	4/5	4/5	4/5
[An]	2/6	2/6	2/6	3/6	3/6	4/6	4/6	4/6
dsp:8[An]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:8[SB/FB]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:16[An]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
dsp:16[SB]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
abs16	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6


<sup>\*2</sup> If src is An and dest is Rn while the size specifier (.size) is (.W), the number of cycles above is increased by 1.

<sup>\*3</sup> If src is not An and dest is Rn or An while the size specifier (.size) is (.W), the number of cycles above is increased by 1.

<sup>\*4</sup> If dest is neither Rn nor An while the size specifier (.size) is (.W), the number of cycles above is increased by 2.

# **MULU**

### (1) MULU.size #IMM, dest



.size	SIZE
.B	0
.W	1

dest		DEST	dest		DEST
	R0L/R0	0000	[a A 10 · a ob	dsp:8[A0]	1000
Rn	/R1	0001	dsp:8[An]	dsp:8[A1]	1001
KII	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An		0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/4	3/4	3/5	4/5	4/5	5/5	5/5	5/5

- \*2 If dest is Rn or An while the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 each.
- \*3 If dest is neither Rn nor An while the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 2, respectively.

## **MULU**

## (2) MULU.size src, dest



.size	SIZE
.B	0
.W	1

src		SRC	src		SRC
Rn	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
A1	A1	0101	usp. ro[Ari]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest		DEST	dest		DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All		0101	usp. ro[Anj	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5
An	2/4	2/5	2/5	3/5	3/5	4/5	4/5	4/5
[An]	2/6	2/6	2/6	3/6	3/6	4/6	4/6	4/6
dsp:8[An]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:8[SB/FB]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:16[An]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
dsp:16[SB]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
abs16	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6


<sup>\*2</sup> If src is An and dest is Rn while the size specifier (.size) is (.W), the number of cycles above is increased by 1.

<sup>\*3</sup> If src is not An and dest is Rn or An while the size specifier (.size) is (.W), the number of cycles above is increased by 1.

<sup>\*4</sup> If dest is neither Rn nor An while the size specifier (.size) is (.W), the number of cycles above is increased by 2.

# **NEG**

## (1) NEG.size dest



.size	SIZE
.B	0
.W	1

dest		DEST	dest		DEST
	R0L/R0	0000	In A 19: and	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	A1	0101	usp. ro[Arij	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

# **NOP**


## (1) NOP

b7							b0
0	0	0	0	0	1	0	0

Bytes/Cycles	1/1

# **NOT**

## (1) NOT.size:G dest



.size	SIZE
.B	0
.W	1


dest		DEST	dest		DEST
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An] dsp:8[SB/FB]	dsp:8[A1]	1001
IXII	R1L/R2	0010		dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	don:16[An]	dsp:16[A0]	1100
All	A1 0 1 0 1 dsp:16[An]	dsp:16[A1]	1101		
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

## NOT

#### (2) NOT.B:S dest




de	DEST			
Rn	R0H	0	1	1
IXII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
GSP.0[OB/1 B]	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/3	3/3

**OR** 





.size	SIZE
.B	0
.W	1

de	est	DEST	de	est	DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[A11]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Arij	dsp:16[A1]	1 1 0 1
[44]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111


#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

**OR** 

#### (2) OR.B:S #IMM8, dest




dest			ES	T
Rn	R0H	0	1	1
IXII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

## OR

## (3) OR.size:G src, dest




.size	SIZE
.B	0
.W	1

	src/dest	SRC/DEST	src	/dest	SRC/DEST
	R0L/R0	0000	dom:0[Am]	dsp:8[A0]	1000
Rn	R0H/R1	0 0 0 1	dsp:8[An]	dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[SB/FB]	dsp:8[FB]	1011
۸۵	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0 1 0 1	usp. ro[Anj	dsp:16[A1]	1101
[44]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

**OR** 

## (4) OR.B:S src, R0L/R0H



src			SRC	
Rn	R0L/R0H	0	0	
dsp:8[SB/FB]	dsp:8[SB]	0	1	
GSP.0[OB/1 B]	dsp:8[FB]	1	0	
abs16	abs16	1	1	


dest	DEST
R0L	0
R0H	1

#### [ Number of Bytes/Number of Cycles ]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

## POP

#### (1) POP.size:G dest



.size	SIZE
.B	0
.W	1

dest		DEST	de	est	DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	dop.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[Ari]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4

## **POP**

## (2) POP.B:S dest

<u>b7</u>							b0
1	0	0	1	DEST	0	1	0

dest	DEST
R0L	0
R0H	1

## [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	1/3

## **POP**

## (3) POP.W:S dest

<u>b7</u>							b0
1	1	0	1	DEST	0	1	0

dest	DEST		
A0	0		
A1	1		

Bytes/Cycles	1/3

## **POPC**

## (1) POPC dest

b7							b0	b7					<u>b0</u>
1	1	1	0	1	0	1	1	0	DEST	0	0	1	1

dest	DEST	dest	DEST		
	0 0 0	ISP	1 0 0		
INTBL	0 0 1	SP	1 0 1		
INTBH	0 1 0	SB	1 1 0		
FLG	0 1 1	FB	1 1 1		


<sup>\*1</sup> Marked by - - - cannot be selected.

#### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/3

## POPM

#### (1) POPM dest



dest										
FB SB A1 A0 R3 R2 R1 R0										
DEST*2										

<sup>\*2</sup> The bit for a selected register is 1.

The bit for a non-selected register is 0.

D ( /O )	0/0
Bytes/Cycles	2/3

<sup>\*3</sup> If two or more registers need to be restored, the number of required cycles is 2 x m (m: number of registers to be restored).

# **PUSH**

## (1) PUSH.size:G #IMM

b7					b0 b7							<u>b0</u>			
0	1	1	1	1	1	0	SIZE	1	1	1	0	0	0	1	0

#IMM8 #IMM16

.size	SIZE
.B	0
.W	1


#### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	3/2

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

## **PUSH**

#### (2) PUSH.size:G src



.size	SIZE
.B	0
.W	1

src		SRC	s	rc	SRC
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3 0 0 1 1		dsp:8[FB]	1011	
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
וְאַיוּין	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	4/4

## **PUSH**

## (3) PUSH.B:S src

b7							b0
1	0	0	0	SRC	0	1	0

src	SRC
R0L	0
R0H	1

## [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	1/2

## **PUSH**

## (4) PUSH.W:S src


b7							b0
1	1	0	0	SRC	0	1	0

src	SRC
A0	0
A1	1

Bytes/Cycles	1/2

# **PUSHA**

## (1) PUSHA src



s	rc	SRC			
la A 10 · a ob	dsp:8[A0]	1000			
dsp:8[An]	dsp:8[A1]	1001			
dsp:8[SB/FB]	dsp:8[SB]	1010			
usp.o[OD/1 D]	dsp:8[FB]	1011			
dsp:16[An]	dsp:16[A0]	1100			
usp. ro[Ari]	dsp:16[A1]	1101			
dsp:16[SB]	dsp:16[SB]	1110			
abs16	abs16	1111			

#### [ Number of Bytes/Number of Cycles ]

src	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs:16
Bytes/Cycles	3/2	3/2	4/2	4/2	4/2

# **PUSHC**

## (1) PUSHC src

b7							b0	b7					b0
1	1	1	0	1	0	1	1	0	ŞRÇ	0	0	1	0


src	SRC	src	SRC
	0 0 0	ISP	1 0 0
INTBL	0 0 1	SP	1 0 1
INTBH	0 1 0	SB	1 1 0
FLG	0 1 1	FB	1 1 1

<sup>\*1</sup> Marked by - - - cannot be selected.

Bytes/Cycles	2/2

# **PUSHM**

#### (1) PUSHM src



			SI	rc				
R0	R1 R2 R3 A0 A1 SB FB							
SRC*1								

<sup>\*1</sup> The bit for a selected register is 1.

The bit for a non-selected register is 0.

#### [ Number of Bytes/Number of Cycles ]

	- 1
Bytes/Cycles	2/2×m

<sup>\*2</sup> m denotes the number of registers to be saved.

## **REIT**

## (1) REIT

b7							b0
1	1	1	1	1	0	1	. 1

Bytes/Cycles	1/6
--------------	-----

# **RMPA**

## (1) RMPA.size

b7							b0	b7							b0
0	1	1	1	1	1	0	SIZE	1	1	1	1	0	0	0	1

.size	SIZE
.B	0
.W	1

#### [ Number of Bytes/Number of Cycles ]


	0/4 7)/
Bytes/Cycles	$2/4+7\times m$

\*1 m denotes the number of operation performed.

\*2 If the size specifier (.size) is (.W), the number of cycles is  $(6+9\times m)$ .

# **ROLC**

## (1) ROLC.size dest




.size	SIZE
.B	0
.W	1

dest		DEST	de	est	DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נייון	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

# **RORC**

## (1) RORC.size dest




.size	SIZE
.B	0
.W	1

dest		DEST	de	est	DEST
	R0L/R0	0000	In A 10 and	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

# **ROT**

## (1) ROT.size #IMM, dest



.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
+1	0000	<b>–</b> 1	1000
+2	0001	-2	1001
+3	0010	-3	1010
+4	0011	-4	1011
+5	0100	<b>-</b> 5	1 1 0 0
+6	0101	<b>-</b> 6	1101
+7	0110	<b>-</b> 7	1110
+8	0111	-8	1111


dest		DEST	de	est	DEST
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	/R2 0 0 1 0 dsp:8[SB/FB]		dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	A1	0101	dsp. ro[Aii]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נייון	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

<sup>\*1</sup> m denotes the number of rotates performed.

**ROT** 

## (2) ROT.size R1H, dest



.size	SIZE
.B	0
.W	1

dest		DEST	dest		DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/	0001	usp.o[AII]	dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	/R3	0011	GSP.0[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	A1	0101	usp. ro[Arij	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.

### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2+m	2/2+m	2/3+m	3/3+m	3/3+m	4/3+m	4/3+m	4/3+m

<sup>\*2</sup> m denotes the number of rotates performed.

**RTS** 


## (1) RTS

b7							b0
1	1	1	1	0	0	1	1

Bytes/Cycles	1/6

# **SBB**

## (1) SBB.size #IMM, dest



.size	SIZE		
.B	0		
.W	1		


dest		DEST	dest		DEST
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0 1 0 0		dsp:16[A0]	1100
All	A1 0 1 0 1 dsp:16[An]	usp. ro[Ari]	dsp:16[A1]	1101	
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

## **SBB**

### (2) SBB.size src, dest



.size	SIZE		
.B	0		
.W	1		

src/dest		SRC/DEST	src/dest		SRC/DEST
	R0L/R0	0000	[a A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
NII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

# **SBJNZ**

## (1) SBJNZ.size #IMM, dest, label



dsp8(label code) = address indicated by label – (start address of instruction + 2)

.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
0	0000	+8	1000
<b>-1</b>	0001	+7	1001
-2	0010	+6	1010
-3	0011	+5	1011
-4	0100	+4	1100
<b>-</b> 5	0 1 0 1	+3	1 1 0 1
<del>-</del> 6	0110	+2	1110
<b>-</b> 7	0111	+1	1111


dest		DEST	d	dest		
	R0L/R0	0 0 0 0	la A 10 rach	dsp:8[A0]	1000	
Rn	R0H/R1	0 0 0 1	dsp:8[An]	dsp:8[A1]	1001	
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010	
	R1H/R3	0 0 1 1	usp.o[OB/1 D]	dsp:8[FB]	1011	
An	A0	0 1 0 0	dsp:16[An]	dsp:16[A0]	1 1 0 0	
All	A1	0 1 0 1	usp. ro[Ari]	dsp:16[A1]	1 1 0 1	
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110	
[Aii]	[A1]	0111	abs16	abs16	1111	

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/5	4/5	4/5	5/5	5/5	5/5

<sup>\*1</sup> If branched to label, the number of cycles above is increased by 4.

# **SHA**

#### (1) SHA.size #IMM, dest



.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
+1	0 0 0 0	<b>–</b> 1	1000
+2	0 0 0 1	-2	1001
+3	0010	-3	1010
+4	0 0 1 1	-4	1011
+5	0 1 0 0	<b>-</b> 5	1 1 0 0
+6	0 1 0 1	<del>-</del> 6	1 1 0 1
+7	0 1 1 0	<b>-</b> 7	1110
+8	0 1 1 1	-8	1111


dest		DEST	de	est	DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	GSP.0[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
All	A1	0101	usp. ro[Aii]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

<sup>\*1</sup> m denotes the number of shifts performed.

## SHA

## (2) SHA.size R1H, dest



.size	SIZE
.B	0
.W	1

de	est	DEST	de	est	DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[AA]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2+m	2/2+m	2/3+m	3/3+m	3/3+m	4/3+m	4/3+m	4/3+m

<sup>\*2</sup> m denotes the number of shifts performed.

## **SHA**

## (3) SHA.L #IMM, dest

l	o7					b0 b7								b0
	1	1	1	0	1	0	1	1	1	0	1	DEST	IMM4	

#IMM	IMM4	#IMM	IMM4
+1	0 0 0 0	<b>–</b> 1	1000
+2	0 0 0 1	-2	1001
+3	0010	-3	1010
+4	0 0 1 1	-4	1011
+5	0 1 0 0	<b>-</b> 5	1 1 0 0
+6	0 1 0 1	<b>-</b> 6	1 1 0 1
+7	0 1 1 0	<b>-</b> 7	1110
+8	0 1 1 1	-8	1111

dest	DEST
R2R0	0
R3R1	1

Bytes/Cycles	2/3+m

<sup>\*2</sup> m denotes the number of shifts performed.

## **SHA**

## (4) SHA.L R1H, dest

b7						b0	b7							b0
1 1	1	0	1	0	1	1	0	0	1	DEST	0	0	0	1


dest	DEST
R2R0	0
R3R1	1

Bytes/Cycles	2/4+m

<sup>\*1</sup> m denotes the number of shifts performed.

# SHL

## (1) SHL.size #IMM, dest



.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
+1	0 0 0 0	<b>–</b> 1	1000
+2	0001	-2	1001
+3	0010	-3	1010
+4	0 0 1 1	-4	1011
+5	0 1 0 0	<b>-</b> 5	1 1 0 0
+6	0 1 0 1	<del>-</del> 6	1 1 0 1
+7	0 1 1 0	<b>-</b> 7	1110
+8	0 1 1 1	-8	1111


d	est	DEST	de	DEST	
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	dop.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
An	A1	0101	dsp. ro[Aii]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

<sup>\*1</sup> m denotes the number of shifts performed.

SHL

#### (2) SHL.size R1H, dest



.size	SIZE
.B	0
.W	1

de	est	DEST	de	dest			
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000		
Rn	R0H/	0001	usp.o[AII]	dsp:8[A1]	1001		
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010		
	/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011		
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100		
All	A1	0101	usp. ro[Arij	dsp:16[A1]	1101		
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110		
	[A1]	0111	abs16	abs16	1111		

<sup>\*1</sup> Marked by - - - cannot be selected.

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2+m	2/2+m	2/3+m	3/3+m	3/3+m	4/3+m	4/3+m	4/3+m

<sup>\*2</sup> m denotes the number of shifts performed.

SHL

#### (3) SHL.L #IMM, dest

b7							b0	b7					b0
1	1	1	0	1	0	1	1	1	0	0	DEST	IMM4	

#IMM	IMM4	#IMM	IMM4
+1	0000	<b>–</b> 1	1000
+2	0001	-2	1001
+3	0010	-3	1010
+4	0011	-4	1011
+5	0100	<b>-</b> 5	1 1 0 0
+6	0101	<del>-</del> 6	1 1 0 1
+7	0110	<b>-</b> 7	1110
+8	0111	-8	1111

dest	DEST
R2R0	0
R3R1	1

Bytes/Cycles	2/3+m

<sup>\*2</sup> m denotes the number of shifts performed.

## SHL

## (4) SHL.L R1H, dest

b7						b0	b7							b0
1 1	1	0	1	0	1	1	0	0	0	DEST	0	0	0	1

dest	DEST
R2R0	0
R3R1	1

## [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/4+m

<sup>\*1</sup> m denotes the number of shifts performed.

# **SMOVB**

## (1) SMOVB.size

b7						b0	b7							b0
0 1	_ 1	1	1	1	0	SIZE	1	1	1	0	1	0	0	1

.size	SIZE
.B	0
.W	1

Bytes/Cycles	2/5+5 imes m

<sup>\*2</sup> m denotes the number of transfers performed.

# **SMOVF**

## (1) SMOVF.size

b7							b0	b7							b0
0	1	1	1	1	1	0	SIZE	1	1	1	0	1	0	0	0

.size	SIZE
.B	0
.W	1

#### [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	2/5+5  imes m

<sup>\*1</sup> m denotes the number of transfers performed.

# **SSTR**

## (1) SSTR.size


b7							b0	b7							b0
0	1	1	_ 1	1	1	0	SIZE	1	1	1	0	1	0	1	0

.size	SIZE
.B	0
.W	1

<sup>\*1</sup> m denotes the number of transfers performed.

# **STC**

## (1) STC src, dest



src	SRC			
	0	0	0	
INTBL	0	0	1	
INTBH	0	1	0	
FLG	0	1	1	
ISP	1	0	0	
SP	1	0	1	
SB	1	1	0	
FB	1	1	1	

de	est	DEST	de	DEST	
	R0	0000	don.OlAnl	dsp:8[A0]	1000
Rn	R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R3	0011	usp.o[SB/FB]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111


<sup>\*1</sup> Marked by - - - cannot be selected.

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/2	3/2	3/2	4/2	4/2	4/2

## **STC**

## (2) STC PC, dest



de	est	DEST	de	DEST	
	R2R0	0000	In A 10 and	dsp:8[A0]	1000
Rn	R3R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII		0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A1A0	0100	dsp:16[An]	dsp:16[A0]	1100
All		0101	usp. ro[Arr]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

<sup>\*1</sup> Marked by - - - cannot be selected.

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3

# **STCTX**

## (1) STCTX abs16, abs20


<u>b7</u>								b(	) b7							b(	)		
0	)	1	1	1	1	<sub>,</sub> 1	0	<sub>_</sub> 1	1	<sub>_</sub> 1	<sub>,</sub> 1	<sub>,</sub> 1	0	0	0	0		abs16	abs20

#### [ Number of Bytes/Number of Cycles ]

<sup>\*1</sup> m denotes the number of transfers performed.

## STE

#### (1) STE.size src, abs20




.size	SIZE
.B	0
.W	1

s	rc	SRC	s	SRC	
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	GSP.0[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נייון	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/3	5/3	5/4	6/4	6/4	7/4	7/4	7/4

## **STE**

## (2) STE.size src, dsp:20[A0]



.size	SIZE
.B	0
.W	1


src		SRC	s	rc	SRC
	R0L/R0	0000	la A 10 · a ob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0 0 1 0 dsp:8[SB/FB]	dsp:8[SB]	1010	
	R1H/R3	0011	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	A1	0101	usp. ro[Ari]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[Aii]	[A1]	0111	abs16	abs16	1111

#### [ Number of Bytes/Number of Cycles ]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/3	5/3	5/4	6/4	6/4	7/4	7/4	7/4

## STE

## (3) STE.size src, [A1A0]




.size	SIZE
.B	0
.W	1

src		SRC	s	rc	SRC
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0 0 1 0 0 dop:16[An]	dsp:16[An]	dsp:16[A0]	1100	
	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
וְאַיוּין	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4

# **STNZ**





dest			DEST		
Rn	R0H	0	1	1	
IXII	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
usp.o[OD/1 D]	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

#### [ Number of Bytes/Number of Cycles ]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

<sup>\*1</sup> If the Z flag = 0, the number of cycles above is increased by 1.

## STZ

#### (1) STZ #IMM8, dest




dest			ES	Т
Rn	R0H	0	1	1
IXII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
dop.o[OB/1 B]	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

<sup>\*2</sup> If the Z flag = 1, the number of cycles above is increased by 1.

# **STZX**

## (1) STZX #IMM81, #IMM82, dest




dest			DEST		
Rn	R0H	0	1	1	
IXII	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
usp.o[OD/1 D]	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

### [ Number of Bytes/Number of Cycles ]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	3/2	4/3	5/3

# **SUB**

### (1) SUB.size:G #IMM, dest



.size	SIZE
.B	0
.W	1

dest		DEST	dest		DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[0 <i>B/1 B</i> ]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
	A1	0101	usp. ro[An]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נייון	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

# **SUB**

## (2) SUB.B:S #IMM8, dest




dest			ES	ïΤ
Rn	R0H	0	1	1
IXII	R0L	1	0	0
dsp:8[SB/FB]	dsp:8[SB]	1	0	1
usp.o[OD/1 D]	dsp:8[FB]	1	1	0
abs16	abs16	1	1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

# **SUB**

## (3) SUB.size:G src, dest




.size	SIZE
.B	0
.W	1

src/dest		SRC/DEST	src/dest		SRC/DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[OB/1 B]	dsp:8[FB]	1011
An	A0	0 1 0 0	dsp:16[An]	dsp:16[A0]	1100
All	A1	0 1 0 1	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0 1 1 0	dsp:16[SB]	dsp:16[SB]	1110
[Alij	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

## **SUB**

### (4) SUB.B:S src, R0L/R0H



s	SRC		
Rn	R0L/R0H	0	0
dsp:8[SB/FB]	dsp:8[SB]	0	1
GSP.0[OB/1 B]	dsp:8[FB]	1	0
abs16	abs16	1	1


dest	DEST
R0L	0
R0H	1

### [ Number of Bytes/Number of Cycles ]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

# TST

### (1) TST.size #IMM, dest



.size	SIZE
.B	0
.W	1


dest		DEST	de	est	DEST
	R0L/R0	0000	la A 19:aph	dsp:8[A0]	1000
Rn	R0H/R1	0 0 0 1 dsp:8[An]		dsp:8[A1]	1001
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[Arij	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[All]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

# **TST**

## (2) TST.size src, dest



.size	SIZE
.B	0
.W	1

src/dest		SRC/DEST	src/	SRC/DEST	
	R0L/R0	R0L/R0 0 0 0 0 den: 0[An]		dsp:8[A0]	1000
Rn	R0H/R1 0 0 0 1 dsp:8[An]	dsp:8[A1]	1001		
KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[44]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

# **UND**

## (1) UND

b7							b0
1	1	1	1	1	1	1	1

## [ Number of Bytes/Number of Cycles ]

Bytes/Cycles	1/20
--------------	------

# **WAIT**


## (1) WAIT

b7							b0	b7							b0
0	1	1	1	1	1	0	1	1	1	1	1	0	0	1	1

Bytes/Cycles	2/3
<b>D</b> 100, <b>C</b> 10.00	

# **XCHG**

## (1) XCHG.size src, dest



.size	SIZE
.B	0
.W	1


src	SR	C
R0L/R0	0	0
R0H/R1	0	1
R1L/R2	1	0
R1H/R3	1	1

	dest	DEST	d	est	DEST
	R0L/R0	0000	dom.O[Am]	dsp:8[A0]	1000
Rn	R0H/R1	0 0 0 1	dsp:8[An]	dsp:8[A1]	1001
NII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[SB/iB]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1 1 0 0
AII	A1	0 1 0 1		dsp:16[A1]	1 1 0 1
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5

# **XOR**

## (1) XOR.size #IMM, dest



.size	SIZE
.B	0
.W	1


de	est	DEST	de	est	DEST
	R0L/R0	0000	[a A ]O. aob	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[OD/1 D]	dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101		dsp:16[A1]	1101
[44]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

<sup>\*1</sup> If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

# **XOR**

## (2) XOR.size src, dest



.size	SIZE
.B	0
.W	1

src	/dest	SRC/DEST	src/	dest	SRC/DEST
	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
Rn	R0H/R1	0001	usp.o[AII]	dsp:8[A1]	1001
IXII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0 0 1 1	usp.o[OD/i D]	dsp:8[FB]	1011
An	A0	0 1 0 0	dsp:16[An]	dsp:16[A0]	1100
All	A1	0 1 0 1	usp. ro[Ari]	dsp:16[A1]	1 1 0 1
[An]	[A0]	0 1 1 0	dsp:16[SB]	dsp:16[SB]	1110
[Alij	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

# **Chapter 5**

# Interrupt

- 5.1 Outline of Interrupt
- 5.2 Interrupt Control
- 5.3 Interrupt Sequence
- 5.4 Return from Interrupt Routine
- 5.5 Interrupt Priority
- 5.6 Multiple Interrupts
- 5.7 Precautions for Interrupts

## 5.1 Outline of Interrupt

When an interrupt request is acknowledged, control branches to the interrupt routine that is set to an interrupt vector table. Each interrupt vector table must have had the start address of its corresponding interrupt routine set. For details about the interrupt vector table, refer to Section 1.10, "Vector Table".

### 5.1.1 Types of Interrupts

Figure 5.1.1 lists the types of interrupts. Table 5.1.1 lists the source of interrupts (nonmaskable) and the fixed vector tables.




Figure 5.1.1 Classification of interrupts

•Maskable interrupt: This type of interrupt <u>can</u> be controlled by using the I flag to enable (or

disable) an interrupt or by changing the interrupt priority level.

•Nonmaskable interrupt: This type of interrupt cannot be controlled by using the I flag to enable (or disable)

an interrupt or by changing the interrupt priority level.

Vector table addresses Interrupt source Remarks Address (L) to address (H) Undefined instruction 0FFDC16 to 0FFDF16 Interrupt generated by the UND instruction. 0FFE016 to 0FFE316 Overflow Interrupt generated by the INTO instruction. **BRK** instruction 0FFE416 to 0FFE716 Executed beginning from address indicated by vector in variable vector table if 0FFE716 address contents are Address match 0FFE816 to 0FFEB16 Can be controlled by an interrupt enable bit. Single step (Note 1) OFFEC16 to OFFEF16 Do not use this interrupt. Watchdog timer•Oscil-0FFF016 to 0FFF316 lation stop detection (Reserved) 0FFF416 to 0FFF716 (Reserved) 0FFF816 to 0FFFB16 0FFFC<sub>16</sub> to 0FFFF<sub>16</sub> Reset

Table 5.1.1 Interrupt Source (Nonmaskable) and Fixed Vector Table

Note 1: This is dedicated interrupt for development support tools. Do not use this interrupt.

#### 5.1.2 Software Interrupts

Software interrupts are generated by some instruction that generates an interrupt request when executed. Software interrupts are nonmaskable interrupts.

#### Undefined-instruction interrupt

This interrupt occurs when the UND instruction is executed.

#### Overflow interrupt

This interrupt occurs if the INTO instruction is executed when the O flag is 1 (arithmetic result is overflow). The following lists the instructions that cause the O flag to change:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

#### ●BRK interrupt

This interrupt occurs when the BRK instruction is executed.

#### ●INT instruction interrupt

This interrupt occurs when the INT instruction is executed. The software interrupt numbers which can be specified by INT instruction are 0 to 63. Note that software interrupt numbers 4 to 31 are assigned to peripheral function interrupts. This means that by executing the INT instruction, you can execute the same interrupt routine as used in peripheral function interrupts.

For software interrupt numbers 0 to 31, the U flag is saved when the INT instruction is executed and the U flag is cleared to 0 to choose the interrupt stack pointer (ISP) before executing the interrupt sequence. The previous U flag before the interrupt occurred is restored when control returns from the interrupt routine. For software interrupt numbers 32 to 63, when the instruction is executed, U flag does not change but uses selected SP at the time.

#### 5.1.3 Hardware Interrupts

There are two types in hardware interrupts; special interrupts and peripheral function interrupts.

#### Special interrupts

Special interrupts are nonmaskable interrupts.

#### (1) Watchdog timer interrupt

This interrupt is caused by the watchdog timer. Initialize the watchdog timer after the watchdog timer interrupt is generated. For details about the watchdog timer interrupt, refer to the R8C's Hardware Manual.

#### (2) Oscillation stop detection interrupt

This interrupt is caused by the oscillation stop detection interrupt. For details about the oscillation stop detection interrupt, refer to the R8C's Hardware Manual.

#### (3) Single-step interrupt

This interrupt is used exclusively for development support tools. Do not use this interrupt.

#### (4) Address-match interrupt

When any one of AIER0 bit or AIER1 bit of AIER register is "1" (address-match interrupt is enabled), the address-match interrupt is generated just before executing the instruction of the address shown by corresponding RMAD0 to RMAD1 registers.

#### Peripheral function interrupts

These interrupts are generated by the peripheral functions built into the microcomputer system. Peripheral function interrupts are maskable interrupts.

The types of built-in peripheral functions vary with each R8C model, so do the types of interrupt causes. For details about peripheral function interrupts, refer to the R8C's Hardware Manual.

## **5.2 Interrupt Control**

The following explains how to enable/disable maskable interrupts and set acknowledge priority. The explanation here does not apply to non-maskable interrupts.

Maskable interrupts are enabled and disabled by using the I flag, IPL, and ILVL2 bits to ILVL0 bits of each interrupt control register. Whether there is any interrupt requested is indicated by the IR bit of each interrupt control register.

For details about the memory allocation and the configuration of interrupt control registers, refer to the R8C's Hardware Manual.

#### 5.2.1 I Flag

The I flag is used to disable/enable maskable interrupts. When the I flag is set to 1 (enabled), all maskable interrupts are enabled; when the I flag is cleared to 0 (disabed), they are disabled.

When the I flag is changed, the altered flag status is reflected in determining whether or not to accept an interrupt request at the following timing:

- If the flag is changed by an REIT instruction, the changed status takes effect beginning with that REIT instruction.
- If the flag is changed by an FCLR, FSET, POPC, or LDC instruction, the changed status takes effect beginning with the next instruction.




Figure 5.2.1 Timing at which changes of I flag are reflected in interrupt handling

#### 5.2.2 IR Bit

The IR bit is set to 1 (interrupt request issued) when an interrupt request is generated. The IR bit is cleared to 0 (no interrupt request issued)after the interrupt request is acknowledged and the program brances to corresponding interrupt vector table.

The IR bit can be cleared to 0 by program. Do not set to 1.

#### 5.2.3 ILVL2 to ILVL0 bis, IPL

Interrupt priority levels can be set by the ILVL2 to ILVL0 bits.

Table 5.2.1 shows how interrupt priority levels are set. Table 5.2.2 shows interrupt enable levels in relation to IPL.

The following lists the conditions under which an interrupt request is acknowledged:

I flag = 1
IR bit = 1
Interrupt priority level > IPL

The I flag, ILVL2 to ILVL0 bits, and IPL are independent of each other, so they do not affect any other bit.

Table 5.2.1 Interrupt Priority Levels

ILVL2-ILVL0	Interrupt priority level	Priority order
0002	Level O(interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	$\downarrow$
1112	Level 7	High

Table 5.2.2 Interrupt priority levels enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled.
0012	Interrupt levels 2 and above are enabled.
0102	Interrupt levels 3 and above are enabled.
0112	Interrupt levels 4 and above are enabled.
1002	Interrupt levels 5 and above are enabled.
1012	Interrupt levels 6 and above are enabled.
1102	Interrupt levels 7 and above are enabled.
1112	All maskable interrupts are disabled.

When the IPL or the interrupt priority level of some interrupt is changed, the altered level is reflected in interrupt handling at the following timing:

- If the IPL is changed by an REIT instruction, the changed level takes effect beginning with the instruction that is executed two clock periods after the last clock of the REIT instruction.
- If the IPL is changed by a POPC, LDC, or LDIPL instruction, the changed level takes effect beginning with the instruction that is executed three clock periods after the last clock of the instruction used.
- If the interrupt priority level of a particular interrupt is changed by an instruction such as MOV, the changed level takes effect beginning with the instruction that is executed two clock or three clock periods after the last clock of the instruction used.

#### 5.2.4 Changing Interrupt Control Register

- (1) Each interrupt control register can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by any interrupt control register are likely to occur, disable the interrupts before changing the interrupt control register.
- (2) To modify any interrupt control register after disabling interrupts, be careful with the instructions used

#### When Changing Other Than IR Bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If this presents a problem, use the following instructions to modify the register.

Instructions to use: AND, OR, BCLR, BSET

#### When Changing IR Bit

Even when the IR bit is cleared to "0" (interrupt not requested), it may not actually be cleared to "0" depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to "0".

(3) When disabling interrupts using the I flag, set the I flag according to the following sample programs. Refer to #2 for the change of interrupt control registers in the sample programs.

Sample programs 1 to 3 are to prevent the I flag from being set to "1" (interrupt enabled) before writing to the interrupt control registers for reasons of the internal bus or the instruction queue buffer.

# Example 1: Use NOP instructions to prevent I flag being set to "1" before interrupt control register is changed

INT SWITCH1:

FCLR I ; Disable interrupts

AND.B #00H, 0056H; Set TXIC register to "0016"

NOP NOP

FSET I ; Enable interrupts

#### **Example 2: Use dummy read to have FSET instruction wait**

INT\_SWITCH2:

FCLR I ; Disable interrupts

AND.B #00H, 0056H ; Set TXIC register to "0016"

MOV.W MEM, R0 ; <u>Dummy read</u> FSET I ; Enable interrupts

#### Example 3: Use POPC instruction to change I flag

INT\_SWITCH3:

PUSHC FLG

FCLR | ; Disable interrupts

AND.B #00H, 0056H; Set TXIC register to "0016"

POPC FLG ; Enable interrupts

## 5.3 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence. Figure 5.3.1 shows the interrupt sequence executing time.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. Then, the IR bit of corresponding interrupt is set to 0 (no interrupt request issued).
- (2) Saves the FLG register as it was immediately before the start of interrupt sequence in the temporary register (Note 1) within the CPU.
- (3) The I flag, the D flag, and the U flag of the FLG register are as follows:
  - The I flag is set to 0 (interrupt disabled)
  - The D flag is set to 0 (single-step interrupt is disabled)
  - •The U flag is set to 0 (ISP is specified)

However, the U flag does not change when the INT instruction of the software interrupt numbers 32-63 is executed.

- (4) Saves the temporary register (Note 1) within the CPU in the stack area.
- (5) Saves the PC in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.
- (7) The first address of the interrupt routine set to the interrupt vector is set to the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note 1: This register cannot be utilized by the user.





Figure 5.3.1 Interrupt sequence executing time

#### 5.3.1 Interrupt Response Time

Figure 5.3.2 shows the interrupt resonse time. The interrupt response time means a period of time from when an interrupt request is generated till when the first instruction of the interrupt routine is executed. This period consists of time ((a) into Figure 5.3.1) from when an interrupt request is generated to when the instruction then under way is completed and time (20 cycles (b)) in which an interrupt sequence is executed.



- (a) Time from when interrupt request is generated to when the instruction then under execution is completed. Time (a) varies with each instruction being executed. The DIVX instruction requires a maximum time that consists of 30 cycles (without wait state, cycle number in case the divisor is register).
- (b) The address-match interrupt and the single-step interrupt are 21 cycles.

Figure 5.3.2 Interrupt response time

#### 5.3.2 Changes of IPL When Interrupt Request Acknowledged

When an interrupt request of maskable instruction is acknowledged, the interrupt priority level of the acknowledged interrupt is set to the IPL.

When an software interrupt request or an special interrupt request is acknowledged, the value shown in Table 5.3.1 is set to the IPL. Table 5.3.1 shows the value of IPL when software interrupt and special interrupt request acknowledged.

Table 5.3.1 Value of IPL when software interrupt and special interrupt request acknowledged

Interrupt sources without interrupt priority levels	Value that is set to IPL	
Watchdog timer, Oscillation stop detection	7	
Software, Address-match, Single-step	Not changed	

#### 5.3.3 Saving Registers

In an interrupt sequence, the FLG register and the PC are saved to the stack area.

The order in which these contents are saved is as follows: First, the 4 high-order bits of the PC and 4 high-order bits (IPL) and 8 low-order bits of the FLG register for a total of 16 bits are saved to the stack area. Next, the 16 low-order bits of the PC are saved. Figure 5.3.3 shows the stack status before an interrupt request is acknowledged.

If there are any other registers you want to be saved, save them in program at the beginning of the interrupt routine. The PUSHM instruction allows you to save all registers except the SP by a single instruction.




Figure 5.3.3 Stack status before and after an interrupt request is acknowledged

Register save operation performed in an interrupt sequence is executed in four operations 8 bits at a time. Figure 5.3.4 shows the operation to save registers.

Note 1: When the INT instruction for software interrupt numbers 32 to 63 is executed, SP is indicated by the U flag. The others are ISP.




Figure 5.3.4 Operations to save registers

# 5.4 Return from Interrupt Routine

As you execute the REIT instruction at the end of the interrupt routine, the contents of the FLG register and the PC that have been saved to the stack area immediately preceding the interrupt sequence are automatically restored. Then control returns to the routine that was under execution before the interrupt request was acknowledged.

If there are any registers you saved via program in the interrupt routine, be sure to restore them using an instruction (e.g., POPM instruction) before executing the REIT instruction.

## 5.5 Interrupt Priority

When two or more interrupt requests occur while 1 instruction is executed, whichever interrupt request is acknowledged that has the highest priority.

The priority level of maskable interrupts (Peripheral function) can be selected arbitrarily by setting the ILVL2 to ILVL0 bits. If some maskable interrupts are assigned the same priority level, the priority between these interrupts is resolved by the priority that is set in hardware.

Special interrupts such as the watchdog timer interrupt have their priority levels set in hardware. Figure 5.5.1 lists the interrupt priority levels of hardware interrupts.

Software interrupts are not subjected to interrupt priority. They always causes control to branch to an interrupt routine when the relevant instruction is executed.




Figure 5.5.1 Interrupt priority levels of hardware interrupts

# 5.6 Multiple Interrupts

The following shows the internal bit states when control has branched to an interrupt routine:

- The interrupt enable flag (I flag) is cleared to 0 (interrupts disabled).
- The interrupt request bit for the acknowledged interrupt is cleared to 0.
- The processor interrupt priority level (IPL) equals the interrupt priority level of the acknowledged interrupt.

By setting the interrupt enable flag (I flag) (= 1) in the interrupt routine, you can reenable interrupts so that an interrupt request can be acknowledged that has higher priority than the processor interrupt priority level (IPL). Figure 5.6.1 shows how multiple interrupts are handled.

The interrupt requests that have not been acknowledged for their low interrupt priority level are kept pending. When the IPL is restored by an REIT instruction and interrupt priority is resolved against it, the pending interrupt request is acknowledged if the following condition is met:

Interrupt priority level of pending interrupt request



Restored processor interrupt priority level (IPL)




Figure 5.6.1 Multiple interrupts

## 5.7 Precautions for Interrupts

### 5.7.1 Reading Address 0000016

Avoid reading the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is set to "0". If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This may cause a problem that the interrupt is canceled, or an unexpected interrupt is generated.

#### 5.7.2 SP Setting

Set any value in the SP before accepting an interrupt. The SP is set to "000016" after reset. Therefore, if an interrupt is accepted before setting any value in the SP, the program may go out of control.

#### 5.7.3 Changing Interrupt Control Register

- (1) Each interrupt control register can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by any interrupt control register are likely to occur, disable the interrupts before changing the interrupt control register.
- (2) To modify any interrupt control register after disabling interrupts, be careful with the instructions used.

#### When Changing Other Than IR Bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If this presents a problem, use the following instructions to modify the register.

Instructions to use: AND, OR, BCLR, BSET

#### When Changing IR Bit

Even when the IR bit is cleared to "0" (interrupt not requested), it may not actually be cleared to "0" depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to "0".

(3) When disabling interrupts using the I flag, set the I flag according to the following sample programs. Refer to #2 for the change of interrupt control registers in the sample programs.

Sample programs 1 to 3 are to prevent the I flag from being set to "1" (interrupt enabled) before writing to the interrupt control registers for reasons of the internal bus or the instruction queue buffer.

# Example 1: Use NOP instructions to prevent I flag being set to "1" before interrupt control register is changed

INT\_SWITCH1:

FCLR I ; Disable interrupts

AND.B #00H, 0056H; Set TXIC register to "0016"

NOP NOP

FSET I ; Enable interrupts

### **Example 2: Use dummy read to have FSET instruction wait**

INT\_SWITCH2:

FCLR I ; Disable interrupts

AND.B #00H, 0056H; Set TXIC register to "0016"

MOV.W MEM, R0 ; <u>Dummy read</u> FSET I ; Enable interrupts

### **Example 3: Use POPC instruction to change I flag**

INT\_SWITCH3:

PUSHC FLG

FCLR I ; Disable interrupts

AND.B #00H, 0056H; Set TXIC register to "0016"

POPC FLG ; Enable interrupts

# **Chapter 6**

# **Calculation Number of Cycles**

6.1 Instruction queue buffer

#### 6.1 Instruction Queue Buffer

The R8C/Tiny series have 4-stage (4-byte) instruction queue buffers. If the instruction queue buffer has a free space when the CPU can use the bus, instruction codes are taken into the instruction queue buffer. This is referred to as "prefetch". The CPU reads (fetches) these instruction codes from the instruction queue buffer as it executes a program.

Explanation about the number of cycles in Chapter 4 assumes that all the necessary instruction codes are placed in the instruction queue buffer, and that 8-bit data is read or written to the memory without software wait. In the following cases, more cycles may be needed than the number of cycles shown in this manual:

- When not all of the instruction codes needed by the CPU are placed in the instruction queue buffer...
   Instruction codes are read in until all of the instruction codes required for program execution are available. Furthermore, the number of read cycles increases in the following cases:
  - (1) The number of read cycles increases as many as the number of wait cycles incurred when reading instruction codes from an area in which software wait exists.
- When reading or writing data to an area in which software wait exists...
   The number of read or write cycles increases as many as the number of wait cycles incurred.
- When reading or writing 16-bit data from/to the SFR or the internal memory...
   The memory is accessed twice to read or write one 16-bit data. Therefore, the number of read or write cycles increases by one for each 16-bit data read or written.

Note that if prefetch and data access occur in the same timing, data access has priority. Also, if more than three bytes of instruction codes exist in the instruction queue buffer, the CPU assumes there is no free space in the instruction queue buffer and, therefore, does not prefetch instruction code.

Figures 6.1.1 shows an example when starting a read instruction (without software wait).




Figure 6.1.1 When starting a read instruction (without software wait state)

## Q & A

Information in a Q&A form to be used to make the most of the R8C/Tiny series is given below.

Usually, one question and the answer to it are given on one page; the upper section is for the question, and the lower section is for the answer (if a pair of question and answer extends over two or more pages, a page number is given at the lower-right corner).

Functions closely connected with the contents of a page are shown at its upper-right corner.

$\overline{}$			ı
	Р	u	

_	$\overline{}$
(	_)
•	×

How do I distinguish between the static base register (SB) and the frame base register (FB)?

## Α

SB and FB function in the same manner, so you can use them as intended in programming in the assembly language. If you write a program in C, use FB as a stack frame base register.

1.	nte	rr		٦ŧ
ш	ш	: 1 1	เมเ	"

Is it possible to change the value of the interrupt table register (INTB) while a program is being executed?

Α

Yes. But there can be a chance that the microcomputer runs away out of control if an interrupt request occurs in changing the value of INTB. So it is not recommended to frequently change the value of INTB while a program is being executed.

What is the difference between the user stack pointer (USP) and the interrupt stack pointer (ISP)?, What are their roles?

## Α

You use USP when using the OS. When several tasks run, the OS secures stack areas to save registers of individual tasks. Also, stack areas have to be secured, task by task, to be used for handling interrupts that occur while tasks are being executed. If you use USP and ISP in such an instance, the stack for interrupts can be shared by these tasks; this allows you to efficiently use stack areas.

How does the instruction code become if I use a bit instruction in absolute addressing?

## Α

An explanation is given here by taking BSET bit,base:16 as an example.

This instruction is a 4-byte instruction. The 2 higher-order bytes of the instruction code indicate operation code, and the 2 lower-order bytes make up addressing mode to expresse bit,base:16.

The relation between the 2 lower-order bytes and bit,base:16 is as follows.

2 lower-order bytes = base:16  $\times$  8 + bit

For example, in the case of BSET 2,0AH (setting bit 2 of address 000A16 to 1), the 2 lower-order bytes turn to  $A \times 8 + 2 = 52H$ .

In the case of BSET 18,8H (setting the 18th bit from bit 0 of address 000816 to 1), the 2 lower-order bytes turn to  $8 \times 8 + 18 = 52H$ , which is equivalent to BSET 2,AH.

The maximum value of base:16  $\times$  8 + bit, FFFFH, indicates bit 7 of address 1FFF16. This is the maximum bit you can specify when using the bit instruction in absolute addressing.

What is the difference between the DIV instruction and the DIVX instruction?

## Α

Either of the DIV instruction and the DIVX instruction is an instruction for signed division, the sign of the remainder is different.

The sign of the remainder left after the DIV instruction is the same as that of the dividend, on the contrary, the sign of the remainder of the DIVX instruction is the same as that of the divisor.

In general, the following relation among quotient, divisor, dividend, and remainder holds.

dividend = divisor  $\times$  quotient + remainder

Since the sign of the remainder is different between these instructions, the quotient obtained either by dividing a positive integer by a negative integer or by dividing a negative integer by a positive integer using the DIV instruction is different from that obtained using the DIVX instruction.

For example, dividing 10 by -3 using the DIV instruction yields -3 and leaves +1, while doing the same using the DIVX instruction yields -4 and leaves -2.

Dividing –10 by +3 using the DIV instruction yields –3 and leaves –1, while doing the same using the DIVX instruction yields –4 and leaves +2.

Glossary  Technical terms used in this software manual are explained below. They are good in this manual only.	

Term M	rm Meaning Re	
borrow	Tomove a digit to the next lower position.	carry
carry	Tomove a digit to the next higher position.	borrow
context	Registers that a program uses.	
decimal addition	An addition in terms of decimal system.	
displacement	The difference between the initial position and later position.	
effective address	An after-modification address to be actually used.	
extention area	For the R8C/Tiny series, the area from 1000016 through FFFFF16.	
LSB	Abbreviation for Least Significant Biit The bit occupying the lowest-order position of a data item	MSB m.

Term	Meaning	Related word
macro instruction	An instruction, written in a source language, to be expressed in a number of machine instructions when compiled into a machine code program.	
MSB	Abbreviation for Most Significant Bit The bit occupying the highest-order position of a data item.	LSB
operand	A part of instruction code that indicates the object on which an operation is performed.	operation code
operation	A generic term for move, comparison, bit processing, shift, rotation, arithmetic, logic, and branch.	
operation code	A part of instruction code that indicates what sort of operation the instruction performs.	operand
overflow	To exceed the maximum expressible value as a result of an operation.	t
pack	To join data items.  Used to mean to form two 4-bit data items into one 8-bit data item, to form two 8-bit data items into one 16-bit data item, etc.	unpack
SFR area	Abbreviation for Special Function Area. An area in which control bits of peripheral circuits embodied in a microcomputer and control registers are located.	

Term N	leaning	Related word
shift out	To move the content of a register either to the right or left until fully overflowed.	
sign bit	A bit that indicates either a positive or a negative (the highest-order bit).	
sign extension	To extend a data length in which the higher-order to be extended are made to have the same sign of the sign bit. For example, sign-extending FF16 results in FFFF16, and sign-extending 0F16 results in 000F16.	
stack frame	An area for automatic variables the functions of the C language use.	
string	A sequence of characters.	
unpack	To restore combined items or packed information to the original form. Used to mean to separate 8-bit information into two parts — 4 lower-order bits and four higher-order bits, to separate 16-bit information into two parts — 8 lower-order bits and 8 higher-order bits, or the like.	oack
zero extension	To extend a data length by turning higher-order bits to 0's. For example, zero-extending FF16 to 16 bits results in 00FF16.	

Table of symbols  Symbols used in this software manual are explained below. They are good in this manual only.					

Symbol	Meaning
←	Transposition from the right side to the left side
←→	Interchange between the right side and the left side
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical conjunction
V	Logical disjunction
А	Exclusive disjunction
_	Logical negation
dsp16	16-bit displacement
dsp20	20-bit displacement
dsp8	8-bit displacement
EVA( )	An effective address indicated by what is enclosed in (Å@)
EXT( )	Sign extension
(H)	Higher-order byte of a register or memory
H4:	Four higher-order bits of an 8-bit register or 8-bit memory
11	Absolute value
(L)	Lower-order byte of a register or memory
L4:	Four lower-order bits of an 8-bit register or 8-bit memory
LSB	Least Significant Bit
M( )	Content of memory indicated by what is enclosed in (Å@)
(M)	Middle-order byte of a register or memory
MSB	Most Significant Bit
РСн	Higher-order byte of the program counter
РСмь	Middle-order byte and lower-order byte of the program counter
FLGH	Four higher-order bits of the flag register
FLGL	Eight lower-order bits of the flag register

# Index

А	Frame base register ••• 5
A0 and A1 ••• 5	Function ••• 37
A1A0 ••• 5	1
Address register ••• 5	l
Address space ••• 3	Interrupt table register ••• 5
Addressing mode ••• 22	I flag ••• 6
Addressing mode 22	Instruction code ••• 138
В	Instruction Format ••• 18
B flag ••• 6	Instruction format specifier ••• 35
Byte (8-bit) data ••• <b>16</b>	INTB ••• 5
•	Integer ••• 10
С	Interrupt enable flag ••• 6
C flag ••• 6	Interrupt stack pointer ••• 5
Carry flag ••• 6	Interrupt vector table ••• 19
Cycles ••• 138	IPL ••• 7
D	ISP ••• 5
В	,
D flag ••• 6	L
Data arrangement in memory ••• 17	Long word (32-bit) data ••• 16
Data arrangement in Register ••• 16	M
Data register ••• 4	
Data type ••• 10	Maskable interrupt ••• 246
Debug flag ••• 6	Memory bit ••• 12
Description example ••• 37	Mnemonic ••• 35, 38
dest ••• 18	N
F	Nibble (4-bit) data ••• 16
FB ••• <b>5</b>	Nonmaskable interrupt ••• 246
Fixed vector table ••• 19	0
Flag change ••• 37	O
Flag register ••• 5	O flag ••• 6
FLG ••• 5	Operand ••• 35, 38
TLO J	

Operation ••• 37

Overflow flag ••• 6

Ρ

PC ••• 5

Processor interrupt priority level ••• 7

Program counter ••• 5

R

R0, R1, R2, and R3 ••• 4

R0H, R1H ••• 4

R0L, R1L ••• 4

R2R0 ••• 4

R3R1 ••• 4

Register bank ••• 8

Register bank select flag ••• 6

Register bit ••• 12

Related instruction ••• 37

Reset ••• 9

S

S flag ••• 6

SB ••• 5

Selectable src / dest (label) ••• 37

Sign flag ••• 6

Size specifier ••• 35

Software interrupt number ••• 20

src ••• 18

Stack pointer ••• 5

Stack pointer select flag ••• 6

Static base register ••• 5

String ••• 15

Syntax ••• 35, 38

U

U flag ••• 6

User stack pointer ••• 5

USP ••• 5

V

Variable vector table ••• 20

W

Word (16-bit) data ••• 16

Ζ

Z flag ••• 6

Zero flag ••• 6

# REVISION HISTORY R8C/Tiny Series SOFTWARE MANUAL

Rev.	Date		Description	
		Page	Page Summary	
1.00	Jun./19/03		First Edition	

### RENESAS SEMICONDUCTORS SOFTWARE MANUAL R8C/Tiny Series Rev.1.00

Editioned by

Committee of editing of RENESAS Semiconductor Software Manual

This book, or parts thereof, may not be reproduced in any form without permission of Renesas Technology Corp.

©2003 Renesas Technology Corp.

R8C/Tiny Series Software Manual



