

## Advant of FPGA Implementation Platforms

Day	Part 1	Part2	CROC	FURY	LIFE	Verilator TB	FPGA related comments about the puzzles solution	Branch Links
1	*	*	v				Not an fpga, rather a 2mmx2mm SOC design (pulp/croc) with puzzle solution hardware with a riscV running C code reading uart puzzle data and forwarding to an obs memory mapped hardware solver. Full chip simulation in verilator, gds generated and timing closed on a tapeout referenced design. Fun.	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day1/README.md#advant-of-code-day-1">https://github.com/ericpearson1313/croc/blob/aoc_day1/README.md#advant-of-code-day-1</a>
2	*	*	v			v	Fpga showcases implementing pattern matching to run in parallel each cycle. Part 1 was done in croc and part 2 in a testbench.	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day2/README.md#day-2-implemented-as-a-chip-for-the-2025-day-2-part-1-puzzle-solution-generation">https://github.com/ericpearson1313/croc/blob/aoc_day2/README.md#day-2-implemented-as-a-chip-for-the-2025-day-2-part-1-puzzle-solution-generation</a>
3	*	*	v				FPGA mastered PCIe direct read of puzzle data from host memory. Also FPGA utilizing 4xLVDS outputs to generate simple HDMI wvga showing live (as of raster) fpga logic signals including PCIe monitors, git commit, and our puzzle solution.	<a href="https://github.com/ericpearson1313/FlatFury/blob/aoc_day3/README.md#advent-of-code-2025-day-3">https://github.com/ericpearson1313/FlatFury/blob/aoc_day3/README.md#advent-of-code-2025-day-3</a>
4	*	*			v		FPGA's block RAM total maximum bandwidth enables processing a 45x44cells array each cycle. Utilized direct LUT programming for LAB carry path utilization and logic compaction. Unique addition of video rate cell counter for the puzzle, avoids having the counter in the torrential generation loop.	<a href="https://github.com/ericpearson1313/fpga_life/tree/aoc25_day4?tab=readme-ov-file#aoc-day-4-part-1-and-2">https://github.com/ericpearson1313/fpga_life/tree/aoc25_day4?tab=readme-ov-file#aoc-day-4-part-1-and-2</a>
5	*	*				v	FPGAs are adept at systolic processing in this case comparing data against 200 programmable ranges as it steps past them. Part 2 I just did as quick linked list C code but looks like it could take advantage of an FPGAs shifting ability for the linked list range insertion.	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day5/README.md#day-5--part-1">https://github.com/ericpearson1313/croc/blob/aoc_day5/README.md#day-5--part-1</a>
6	*	*				v	FPGAs block rams are nicely useful as row buffers for moving window algorithms and FPGAs can use physical instances in parallel to solve 2 different problems (part 1 and part 2) in parallel both fed by the same input stream.	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day5/README.md#day-6--part-1--2">https://github.com/ericpearson1313/croc/blob/aoc_day5/README.md#day-6--part-1--2</a>
7	*	*			v		FPGAs displays nice christmas tree! Puzzle was stored in the FPGAs on-board flash and solved at video rate for direct HDMI display.	<a href="https://github.com/ericpearson1313/fpga_life/tree/aoc_day7#oac-day-7-part-1-and-2">https://github.com/ericpearson1313/fpga_life/tree/aoc_day7#oac-day-7-part-1-and-2</a>
8	*	*				v	FPGAs don't have always have a computational advantage. Day 8 solution is an example of a serial problem not(?) best solved with an FPGA. First did solutions with behavior verilog. However it does map to what should be a mesmerizing and colorful HDMI display when run on a FPGA. (to be completed)	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day8/README.md#aoc-2025-day-8-part-2-puzzle-solution-generation-in-verilog">https://github.com/ericpearson1313/croc/blob/aoc_day8/README.md#aoc-2025-day-8-part-2-puzzle-solution-generation-in-verilog</a>
9	*	*				v	Multiple FPGA block RAMs configured as single write, multiple read is a nice area tradeoff for repeated 100k cycle searches of coordinate pairs with pipelined comparison. I just did part2 with a pencil and paper. It looked complicated, FPGA or otherwise.	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day9/README.md#aoc-2025-day-9-puzzle-solution-generation-in-verilog">https://github.com/ericpearson1313/croc/blob/aoc_day9/README.md#aoc-2025-day-9-puzzle-solution-generation-in-verilog</a>
10	*					v	FPGA eats up this problem with XOR array parallelism and adaptive search sizes. Uses AXI style stream input with handshake. Part 2 will need step through the solutions of variably constrained linear eqns (10x10), I don't have that handy, but will think on it.	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day10/README.md#aoc-2025-day-10-puzzle-solution-generation-in-verilog">https://github.com/ericpearson1313/croc/blob/aoc_day10/README.md#aoc-2025-day-10-puzzle-solution-generation-in-verilog</a>
11	*	*	v	v	v		FPGA directly synthesized the puzzle text translated line per line to verilog. Showcases FPGA as both reconfigurable and capable of fully parallel designs giving an incredible 164ns latency to solve puzzle 1, and 3 cycles totalling 547ns, for part 2. Implemented this design on 3 platforms. It was interesting to note the difference in compile time and performance between platforms.	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day11/README.md#aoc-2025-day-11-puzzle-solution-generation-in-verilog">https://github.com/ericpearson1313/croc/blob/aoc_day11/README.md#aoc-2025-day-11-puzzle-solution-generation-in-verilog</a> <a href="https://github.com/ericpearson1313/fpga_life/tree/aoc_day11?tab=readme-ov-file#aoc-day-11-part-2">https://github.com/ericpearson1313/fpga_life/tree/aoc_day11?tab=readme-ov-file#aoc-day-11-part-2</a> <a href="https://github.com/ericpearson1313/FlatFury/blob/aoc_day11/README.md#advent-of-code-2025-day-11-parts-1-2">https://github.com/ericpearson1313/FlatFury/blob/aoc_day11/README.md#advent-of-code-2025-day-11-parts-1-2</a>
12	*					v	FPGAs processing of at-rate data per cycle processing and pruning data sets.	<a href="https://github.com/ericpearson1313/croc/blob/aoc_day12/README.md#aoc-2025-day-12-part-1-puzzle-solution-generation-in-verilog">https://github.com/ericpearson1313/croc/blob/aoc_day12/README.md#aoc-2025-day-12-part-1-puzzle-solution-generation-in-verilog</a>

### Legend

Synthesizable Verilog	Behavioural Verilog	Other
-----------------------	---------------------	-------

PLATFORMS	Links
CROC	The pulp croc riscV mini SOC is a great basis for experimentation and it tapeout referenced. The IIC-OSIC-TOOLS container has all the tools needed for the full flow.
FURY	The LiteFury is a low cost FPGA board for learning PCIe. In an M.2 format it can connect to many platforms. It utilizes a 100K LE Artix-7 fpga. It hosted easily on a raspberry Pi5 running ubuntu, and uses 4x LVDS outputs to drive an FPGA. The puzzle solutions were branched off simplified branch of the vendor repo using an AXI PCIe core rather than the vendor provided DMA PCIe core, because.
LIFE	A custom board for the low cost MAX10 FPGA. The MAX10 has on board flash for configuration and data, 4x LVDS pairs each for HDMI/DVI outputs are connected allowing display of puzzle results. A push button allows stepping and running the algorithms. Forked from my Conway's game of life accelerator project.
Verilator	A behavioral system verilog testbench can be used to read the puzzle file and drive the input signals and monitor and display output signals. A separate synthesizable system verilog puzzle solving module doing the compute. I/O between them was kept simple and area utilizations were kept within reasonable limits, but not place, route or timing closure was done. The handy IIC-OSIC-TOOL container was used in the croc repo above.