# Process Technology: TSMC CL013G

#### **Features**

- Precise Optimization for TSMC's Eight-Layer Metal 0.13µm CL013G CMOS Process
- High Density (area is 0.018mm<sup>2</sup>)
- Fast Access Time (1.20ns at fast@0C process 1.32V, 0°C)
- Fast Cycle Time (1.31ns at fast@0C process 1.32V, 0°C)
- · One Read/Write Port
- · Completely Static Operation
- Near-Zero Hold Time (Data, Address, and Control Inputs)

# High-Speed Single-Port Synchronous Flex-Repair<sup>TM</sup> SRAM with Redundancy

sram\_256x8 256X8, Mux 8, Drive 6

#### **Memory Description**

The 256X8 SRAM is a high-performance, synchronous single-port, 256-word by 8-bit memory designed to take full advantage of TSMC's eight-layer metal, 0.13 $\mu$ m CL013G CMOS process.

The SRAM's storage array is composed of six-transistor cells with fully static memory circuitry. The SRAM operates at a voltage of  $1.2V \pm 10\%$  and a junction temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

#### **Pin Description**


| Pin    | Description               |
|--------|---------------------------|
| A[7:0] | Addresses (A[0] = LSB)    |
| D[7:0] | Data Inputs (D[0] = LSB)  |
| CLK    | Clock Input               |
| CEN    | Chip Enable               |
| WEN    | Write Enable              |
| Q[7:0] | Data Outputs (Q[0] = LSB) |

# Area

| Area Type | Width (mm) | Height (mm) | Area (mm²) |
|-----------|------------|-------------|------------|
| Core      | 0.143      | 0.125       | 0.018      |
| Footprint | 0.153      | 0.136       | 0.021      |


The footprint area includes the core area and userdefined power ring and pin spacing areas.

### **Symbol**






# **SRAM Block Diagram**




#### **Mission Mode**

Figure 1. Synchronous Single-Port SRAM Read-Cycle Timing



Rising delays are measured at 50% of VDD and falling delays are measured at 50% of VDD. Rising and falling slews are measured from 10% VDD to 90% VDD.

# **Synchronous Single-Port SRAM Write-Cycle Timing**



Rising delays are measured at 50% of VDD and falling delays are measured at 50% of VDD. Rising and falling slews are measured from 10% VDD to 90% VDD.

# **SRAM Logic Table**

| CEN | WEN | Data Out  | Mode    | Function   |
|-----|-----|-----------|---------|--|
| Н   | Х   | Last Data | Standby | Address inputs are disabled; data stored in the memory is retained, but the memory cannot be accessed for new reads or writes. Data outputs remain stable.       |
| L   | L   | Data In   | Write   | Data on the data input bus D[n-1:0] is written to the memory location specified on the address bus A[m-1:0], and driven through to the data output bus Q[n-1:0]. |
| L   | Н   | SRAM Data | Read    | Data on the data output bus Q[n-1:0] is read from the memory location specified on the address bus A[m-1:0].   |

# **SRAM Timing: Mission Mode**

| Parameter                  | Symbol           |          | C Process<br>-40°C | Fast@00<br>1.32V |          | Typical<br>1.20V | Process<br>, 25°C | Slow F<br>1.08V, | rocess<br>125°C |
|----------------------------|------------------|----------|--------------------|------------------|----------|------------------|-------------------|------------------|-----------------|
|                            |                  | Min (ns) | Max (ns)           | Min (ns)         | Max (ns) | Min (ns)         | Max (ns)          | Min (ns)         | Max (ns)        |
| Cycle time                 | t <sub>cyc</sub> | 0.85     |                    | 0.90             |          | 1.31             |                   | 2.13             |                 |
| Access time <sup>1,2</sup> | t <sub>a</sub>   | 0.67     |                    |                  | 0.72     |                  | 1.20              |                  | 2.05            |
| Address setup              | t <sub>as</sub>  | 0.17     |                    | 0.18             |          | 0.28             |                   | 0.51             |                 |
| Address hold               | t <sub>ah</sub>  | 0.00     |                    | 0.00             |          | 0.00             |                   | 0.00             |                 |

| Parameter                  | Symbol            | Fast@-40C Process<br>1.32V, -40°C |          | Fast@0C Process<br>1.32V, 0°C |          | Typical Process<br>1.20V, 25°C |          | Slow Process<br>1.08V, 125°C |          |
|----------------------------|-------------------|-----------------------------------|----------|-------------------------------|----------|--------------------------------|----------|------------------------------|----------|
|                            | _                 | Min (ns)                          | Max (ns) | Min (ns)                      | Max (ns) | Min (ns)                       | Max (ns) | Min (ns)                     | Max (ns) |
| Chip enable setup          | t <sub>cs</sub>   | 0.27                              |          | 0.28                          |          | 0.40                           |          | 0.65                         |          |
| Chip enable hold           | t <sub>ch</sub>   | 0.00                              |          | 0.00                          |          | 0.00                           |          | 0.00                         |          |
| Write enable setup         | t <sub>ws</sub>   | 0.28                              |          | 0.28                          |          | 0.40                           |          | 0.61                         |          |
| Write enable hold          | t <sub>wh</sub>   | 0.00                              |          | 0.00                          |          | 0.00                           |          | 0.00                         |          |
| Data setup                 | t <sub>ds</sub>   | 0.14                              |          | 0.15                          |          | 0.22                           |          | 0.36                         |          |
| Data hold                  | t <sub>dh</sub>   | 0.00                              |          | 0.00                          |          | 0.00                           |          | 0.00                         |          |
| Clock high                 | t <sub>ckh</sub>  | 0.04                              |          | 0.04                          |          | 0.06                           |          | 0.10                         |          |
| Clock low                  | t <sub>ckl</sub>  | 0.11                              |          | 0.11                          |          | 0.17                           |          | 0.29                         |          |
| Clock rise slew            | t <sub>ckr</sub>  |                                   | 4.00     |                               | 4.00     |                                | 4.00     |                              | 4.00     |
| Output load factor (ns/pF) | K <sub>load</sub> |                                   | 0.52     |                               | 0.54     |                                | 0.71     |                              | 1.06     |

 $<sup>\</sup>overline{\ }^1$  Parameters have a load dependence ( $K_{load}$ ), which is used to calculate:  $TotalDelay = FixedDelay + (Kload \times Cload)$ .

#### Pin Capacitance

| Pin  | Fast@-40C Process<br>1.32V, -40°C | Fast@0C Process<br>1.32V, 0°C | Typical Process<br>1.20V, 25°C | Slow Process<br>1.08V, 125°C |
|------|-----------------------------------|-------------------------------|--------------------------------|------------------------------|
|      | Value (pF)                        | Value (pF)                    | Value (pF)                     | Value (pF)                   |
| A[j] | 0.019                             | 0.019                         | 0.018                          | 0.017                        |
| D[i] | 0.002                             | 0.002                         | 0.002                          | 0.001                        |
| CLK  | 0.171                             | 0.176                         | 0.156                          | 0.151                        |
| CEN  | 0.007                             | 0.007                         | 0.007                          | 0.006                        |
| WEN  | 0.007                             | 0.007                         | 0.007                          | 0.007                        |

#### Power

# 100.00MHz Operation

| Condition                       | Fast@-40C Process<br>1.32V, -40°C | Fast@0C Process<br>1.32V, 0°C | Typical Process<br>1.20V, 25°C | Slow Process<br>1.08V, 125°C |
|---------------------------------|-----------------------------------|-------------------------------|--------------------------------|------------------------------|
|                                 | Value (mA)                        | Value (mA)                    | Value (mA)                     | Value (mA)                   |
| AC Current <sup>1</sup>         | 1.768                             | 1.815                         | 1.488                          | 1.273                        |
| Read AC Current                 | 1.662                             | 1.728                         | 1.404                          | 1.184                        |
| Write AC Current                | 1.873                             | 1.902                         | 1.573                          | 1.363                        |
| Peak Current                    | 71.425                            | 68.693                        | 43.490                         | 25.158                       |
| Deselected Current <sup>2</sup> | 0.483                             | 0.500                         | 0.414                          | 0.373                        |
| Standby Current <sup>3</sup>    | 0.001                             | 0.005                         | 0.002                          | 0.010                        |

<sup>&</sup>lt;sup>1</sup> Value assumes 50% read and write operations, where all addresses and 50% of input and output pins switch.

<sup>&</sup>lt;sup>2</sup> Access time is defined as the slowest possible output transition for the typical and slow corners, and the fastest possible output transition for the fast corner.

<sup>&</sup>lt;sup>2</sup> Value assumes SRAM is deselected, all addresses switch, and 50% of input pins switch. The logic-switching component of deselected power becomes negligibly small if the input pins are held stable by externally controlling these signals with chip select.

<sup>&</sup>lt;sup>3</sup> Value is independent of frequency and assumes all inputs and outputs are stable.

### **Clock Noise Limit**

| Signal | Fast@-40<br>1.32V,  | C Process<br>-40°C |                     |             |                     | Typical Process<br>1.20V, 25°C |                     | Slow Process<br>1.08V, 125°C |  |
|--------|---------------------|--------------------|---------------------|-------------|---------------------|--------------------------------|---------------------|------------------------------|--|
| Signal | Pulse<br>Width (ns) | Voltage (V)        | Pulse<br>Width (ns) | Voltage (V) | Pulse<br>Width (ns) | Voltage (V)                    | Pulse<br>Width (ns) | Voltage (V)                  |  |
| CLK    | 10.00               | 0.61               | 10.00               | 0.59        | 10.00               | 0.62                           | 10.00               | 0.59                         |  |

The clock noise limit is the maximum CLK voltage allowable for the indicated pulse width without causing a spurious memory cycle or other memory failure.

#### **Power and Ground Noise Limit**

| Signal | Fast@-40C Process<br>1.32V, -40°C | 32V, -40°C 1.32V, 0°C |             | Slow Process<br>1.08V, 125°C |  |
|--------|-----------------------------------|-----------------------|-------------|------------------------------|--|
|        | Voltage (V)                       | Voltage (V)           | Voltage (V) | Voltage (V)                  |  |
| Power  | 0.13                              | 0.13                  | 0.12        | 0.11                         |  |
| Ground | 0.13                              | 0.13                  | 0.12        | 0.11                         |  |

The power/ground noise limit is the maximum supply voltage transition allowable without causing a memory failure.