High-Speed Single-Port Synchronous Flex-Repair[TM] SRAM with Redundancy

Process Technology:
TSMC CL013G

sram_512x8
512X8, Mux 8, Drive 6

Features

- Precise Optimization for TSMC's Eight-Layer Metal 0.13μm CL013G CMOS Process
- High Density (area is 0.027mm^2)
- Fast Access Time (1.26ns at fast@0C process 1.32V, 0˚C)
- Fast Cycle Time (1.36ns at fast@0C process 1.32V, 0˚C)
- One Read/Write Port
- Completely Static Operation
- Near-Zero Hold Time (Data, Address, and Control Inputs)

Memory Description

The 512X8 SRAM is a high-performance, synchronous single-port, 512-word by 8-bit memory designed to take full advantage of TSMC's eight-layer metal, 0.13μm CL013G CMOS process.

The SRAM's storage array is composed of six-transistor cells with fully static memory circuitry. The SRAM operates at a voltage of 1.2V $\pm$ 10% and a junction temperature range of -40˚C to +125˚C.

Pin Description

Pin	Description
A[8:0]	Addresses (A[0] = LSB)
D[7:0]	Data Inputs (D[0] = LSB)
CLK	Clock Input
CEN	Chip Enable
WEN	Write Enable
Q[7:0]	Data Outputs (Q[0] = LSB)

Area

Area Type	Width (mm)	Height (mm)	Area (mm^2)
Core	0.149	0.184	0.027
Footprint	0.159	0.194	0.031

The footprint area includes the core area and user-defined power ring and pin spacing areas.

Symbol

Artisan
COMPONENTS

SRAM Block Diagram

Model Row		Model	Model Row	
Core	Wordline Drivers	Column	Core	
PreCharge			PreCharge	
Write Drivers	Address Decode	Clock/Control	Write Drivers	
Sense Amplifier			Sense Amplifier	
Input/Output Buffers			Input/Output Buffers	

D[3:0] Q[3:0]   A[8:0]   CLK   CEN   WEN   D[7:4] Q[7:4]

## Mission Mode

Figure 1. Synchronous Single-Port SRAM Read-Cycle Timing

Rising delays are measured at 50% of VDD and falling delays are measured at 50% of VDD.
Rising and falling slews are measured from 10% VDD to 90% VDD.

Synchronous Single-Port SRAM Write-Cycle Timing

Rising delays are measured at 50% of VDD and falling delays are measured at 50% of VDD.
Rising and falling slews are measured from 10% VDD to 90% VDD.

SRAM Logic Table

CEN	WEN	Data Out	Mode	Function
H	X	Last Data	Standby	Address inputs are disabled; data stored in the memory is retained, but the memory cannot be accessed for new reads or writes. Data outputs remain stable.
L	L	Data In	Write	Data on the data input bus D[n-1:0] is written to the memory location specified on the address bus A[m-1:0], and driven through to the data output bus Q[n-1:0].
L	H	SRAM Data	Read	Data on the data output bus Q[n-1:0] is read from the memory location specified on the address bus A[m-1:0].

SRAM Timing: Mission Mode

Parameter	Symbol	Fast@-40C Process 1.32V, -40°C		Fast@0C Process 1.32V, 0°C		Typical Process 1.20V, 25°C		Slow Process 1.08V, 125°C	
		Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
Cycle time	t_{cyc}	0.87		0.93		1.36		2.21	
Access time[1,2]	t_a	0.71			0.75		1.26		2.15
Address setup	t_{as}	0.17		0.18		0.28		0.51	
Address hold	t_{ah}	0.00		0.00		0.00		0.00	

Parameter	Symbol	Fast@-40C Process 1.32V, -40˚C		Fast@0C Process 1.32V, 0˚C		Typical Process 1.20V, 25˚C		Slow Process 1.08V, 125˚C	
		Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
Chip enable setup	t_{cs}	0.27		0.28		0.40		0.65	
Chip enable hold	t_{ch}	0.00		0.00		0.00		0.00	
Write enable setup	t_{ws}	0.28		0.28		0.40		0.61	
Write enable hold	t_{wh}	0.00		0.00		0.00		0.00	
Data setup	t_{ds}	0.14		0.14		0.22		0.36	
Data hold	t_{dh}	0.00		0.00		0.00		0.00	
Clock high	t_{ckh}	0.04		0.04		0.06		0.10	
Clock low	t_{ckl}	0.11		0.11		0.17		0.29	
Clock rise slew	t_{ckr}		4.00		4.00		4.00		4.00
Output load factor (ns/pF)	K_{load}		0.52		0.54		0.71		1.06

[1] Parameters have a load dependence (K_{load}), which is used to calculate: $TotalDelay = FixedDelay + (Kload \times Cload)$.

[2] Access time is defined as the slowest possible output transition for the typical and slow corners, and the fastest possible output transition for the fast corner.

Pin Capacitance

Pin	Fast@-40C Process 1.32V, -40˚C	Fast@0C Process 1.32V, 0˚C	Typical Process 1.20V, 25˚C	Slow Process 1.08V, 125˚C
	Value (pF)	Value (pF)	Value (pF)	Value (pF)
A[j]	0.019	0.019	0.018	0.017
D[i]	0.002	0.002	0.002	0.001
CLK	0.171	0.176	0.156	0.151
CEN	0.007	0.007	0.007	0.006
WEN	0.007	0.007	0.007	0.007

Power

100.00MHz Operation

Condition	Fast@-40C Process 1.32V, -40˚C	Fast@0C Process 1.32V, 0˚C	Typical Process 1.20V, 25˚C	Slow Process 1.08V, 125˚C
	Value (mA)	Value (mA)	Value (mA)	Value (mA)
AC Current[1]	1.816	1.865	1.535	1.317
Read AC Current	1.699	1.766	1.439	1.218
Write AC Current	1.933	1.964	1.630	1.416
Peak Current	71.425	68.693	43.490	25.158
Deselected Current[2]	0.490	0.508	0.421	0.381
Standby Current[3]	0.002	0.006	0.003	0.013

[1] Value assumes 50% read and write operations, where all addresses and 50% of input and output pins switch.

[2] Value assumes SRAM is deselected, all addresses switch, and 50% of input pins switch. The logic-switching component of deselected power becomes negligibly small if the input pins are held stable by externally controlling these signals with chip select.

[3] Value is independent of frequency and assumes all inputs and outputs are stable.

Clock Noise Limit

Signal	Fast@-40C Process 1.32V, -40˚C		Fast@0C Process 1.32V, 0˚C		Typical Process 1.20V, 25˚C		Slow Process 1.08V, 125˚C	
	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)
CLK	10.00	0.61	10.00	0.59	10.00	0.62	10.00	0.59

The clock noise limit is the maximum CLK voltage allowable for the indicated pulse width without causing a spurious memory cycle or other memory failure.

Power and Ground Noise Limit

Signal	Fast@-40C Process 1.32V, -40˚C	Fast@0C Process 1.32V, 0˚C	Typical Process 1.20V, 25˚C	Slow Process 1.08V, 125˚C
	Voltage (V)	Voltage (V)	Voltage (V)	Voltage (V)
Power	0.13	0.13	0.12	0.11
Ground	0.13	0.13	0.12	0.11

The power/ground noise limit is the maximum supply voltage transition allowable without causing a memory failure.