



Large-Scale Reconfigurable Digital Neuromorphic Architecture

Eric Ke-Haur, Taur

UCSD Summer Intern Research Program


Core of the Project






- Emulate layer of the network
 - Read Weight info from Weight RAM
 - Load input from Input Ram
 - Process data as perceptron


Project Hierarchy




Submodule Read/Write Memory




Topology of Read/Write Process




Submodule Dot Product Module/Process




Information Transfer Packet




Simple Implementation



Simple Implementation Simulation



Future Extensions



Acknowledgments