

B3.1 The system address map

Armv7-M supports a predefined 32-bit address space, with subdivision for code, data, and peripherals, and regions for on-chip and off-chip resources, where on-chip refers to resources that are tightly coupled to the processor. The address space supports eight primary partitions of 0.5GB each:

- Code.
- SRAM.
- Peripheral.
- Two RAM regions.
- Two Device regions.
- System.

The architecture assigns physical addresses for use as event entry points (vectors), system control, and configuration. The event entry points are all defined relative to a table base address, that is configured to an IMPLEMENTATION DEFINED value on reset, and then maintained in an address space reserved for system configuration and control. To meet this and other system needs, the address space 0xE0000000 to 0xFFFFFFFF is RESERVED for system-level use.

Table B3-1 shows the Armv7-M default address map, and the attributes of the memory regions in that map. In this table, and in Table B3-2 on page B3-593.

- XN indicates an Execute Never region. Any attempt to execute code from an XN region faults, generating a MemManage exception.
- The Cache column indicates the cache policy for Normal memory regions, for inner and outer caches, to support system caches. A declared cache type can be demoted but not promoted, as follows:
WT Write-Through. Can be treated as non-cached.
WBWA Write-Back, write allocate, can be treated as Write-Through or non-cached.
- In the Device column:
 - Shareable indicates that the region supports shared use by multiple agents in a coherent memory domain. These agents can be any mix of processors and DMA agents.
 - SO indicates Strongly-ordered memory. Strongly-ordered memory is always shareable.
- It is IMPLEMENTATION DEFINED which portions of the address space are designated:
 - Read/write.
 - Read-only, for example Flash memory.
 - No-access, typically unpopulated parts of the address map.
- An unaligned or multi-word access that crosses a 0.5GB address boundary is UNPREDICTABLE.

For more information about memory attributes and the memory model see [Chapter A2 Application Level Programmers' Model](#).

Table B3-1 Armv7-M address map

| Address | Name | Device type | XN? | Cache | Description |
|-----------------------|------------|-------------|-----|-------|---|
| 0x00000000-0x1FFFFFFF | Code | Normal | - | WT | Typically ROM or flash memory. |
| 0x20000000-0x3FFFFFFF | SRAM | Normal | - | WBWA | SRAM region typically used for on-chip RAM. |
| 0x40000000-0x5FFFFFFF | Peripheral | Device | XN | - | On-chip peripheral address space. |
| 0x60000000-0x7FFFFFFF | RAM | Normal | - | WBWA | Memory with write-back, write allocate cache attribute for L2/L3 cache support. |

Table B3-1 Armv7-M address map (continued)

| Address | Name | Device type | XN? | Cache | Description |
|-----------------------|--------|------------------------|-----|-------|--|
| 0x80000000-0x9FFFFFFF | RAM | Normal | - | WT | Memory with Write-Through cache attribute. |
| 0xA0000000-0xBFFFFFFF | Device | Device, shareable | XN | - | Shared device space. |
| 0xC0000000-0xDFFFFFFF | Device | Device, Non-shareable | XN | - | Non-shared device space. |
| 0xE0000000-0xFFFFFFFF | System | See <i>Description</i> | XN | - | System segment for the PPB and vendor system peripherals, see Table B3-2 . |

The System region of the memory map, starting at 0xE0000000, subdivides as follows:

- The 1MB region at offset +0x00000000 is reserved as a *Private Peripheral Bus* (PPB).
- The region from offset +0x00100000 is the Vendor system region, Vendor_SYS.

[Table B3-2](#) shows the subdivision of this region.

In the Vendor_SYS region, Arm recommends that:

- Vendor resources start at 0xF0000000.
- The region 0xE0100000-0xFFFFFFFF is reserved.

Table B3-2 Subdivision of the System region of the Armv7-M address map

| Address | Name | Memory type | XN? | Description |
|---|------------|------------------|-----|--|
| System memory region, 0xE0000000-0xFFFFFFFF | | | | |
| 0xE0000000-0xE00FFFFF | PPB | Strongly-ordered | XN | 1MB region reserved as the PPB. This supports key resources, including the System Control Space, and debug features. |
| 0xE0100000-0xFFFFFFFF | Vendor_SYS | Device | XN | Vendor system region, see the Arm recommendations in this section. |

Supporting a software model that recognizes unprivileged and privileged accesses requires a memory protection scheme to control the access rights. The *Protected Memory System Architecture* (PMSAv7) is an optional system-level feature that provides such a scheme, see [Protected Memory System Architecture, PMSAv7 on page B3-632](#). An implementation of PMSAv7 provides a *Memory Protection Unit* (MPU).

Note

- PMSAv7 is a required feature of an Armv7-R implementation. See [Armv7-M specific support on page B3-633](#) for information about how the Armv7-M and Armv7-R implementations differ.
- Some Arm documentation describes unprivileged accesses as User accesses, and privileged accesses as Supervisor accesses. These descriptions are based on features of the Armv7-A and Armv7-R architecture profiles.

The address map shown in [Table B3-1 on page B3-592](#):

- Is the only address map supported on a system that does not implement PMSAv7.
- Is the default map for the memory system when the MPU is disabled.
- Can be used as a background region for privileged accesses when the MPU is enabled, see the definition of PRIVDEFENA in [MPU Control Register, MPU_CTRL on page B3-637](#).

Note

An enabled MPU cannot change the XN property of the System memory region.

B3.1.1 General rules for PPB register accesses

The general rules for the PPB, address range 0xE0000000 to 0xE0100000, are:

- The region is defined as Strongly-ordered memory, see [Strongly-ordered memory on page A3-83](#) and [Memory access restrictions on page A3-83](#).
- Register accesses are always little endian, regardless of the endian state of the processor.
- In general and unless otherwise stated, registers support word accesses only, with byte and halfword access UNPREDICTABLE. The priority and fault status registers are concatenations of byte-aligned bit fields affecting different resources. Such a register might be accessible as a byte or halfword register with an appropriate address offset from the 32-bit register base address.

Note

A register supports byte and halfword access only if its register description in this manual explicitly states that it supports these accesses.

- Where a bit is defined as being cleared to 0 on a read, the architecture guarantees the following atomic behavior when a read of the bit coincides with an event that sets the bit to 1:
 - If the bit reads as 1, the read operation clears the bit to 0.
 - If the bit reads as 0, the event sets the bit to 1. A subsequent read of the bit returns 1 and clears the bit to 0.
- A reserved register or bit field must be treated as UNK/SBZP.

Unprivileged access to the PPB causes BusFault errors unless otherwise stated. Notable exceptions are:

- Unprivileged accesses can be enabled to the Software Trigger Interrupt Register in the System Control Space by programming a control bit in the Configuration Control Register.
- For debug related resources, see [General rules applying to debug register access on page C1-686](#) for exception details.

Note

The architecture defines the *Flash Patch and Breakpoint* (FPB) unit as a debug resource, see [Flash Patch and Breakpoint unit on page C1-755](#). However, FPB resources can be used as a means of updating software as part of a product maintenance policy. The address remapping behavior of the FPB is not specific to debug operation, but allocating FPB resources to software maintenance reduces Debug functionality.
