# Discussion 6: Paging, Caches

## October 22, 2024

## Contents

	Pag		2
	1.1	Concept Check	2
	1.2	Little Page Translation	2
	1.3	Demand Pages	2
_	Cac		4
		Translation Trivia	
	2.2	AMAT Calculations	ŀ
	2.3	Associativity Analysis	6
	2.4	Replacement Roulette	6
	2.5	On the Clock	7

### 1 Paging

#### 1.1 Concept Check

1.	True or False: The page table base pointer contains the virtual address of the page table.
2.	True or False: If a user process accesses an address that generates a page fault, the OS will terminate this process for access violation.
3.	What are some advantages of having a larger page size? What about its disadvantages?

#### 1.2 Little Page Translation

The following table shows the 4 entries in the page table. Recall that the valid bit is 1 if the page is resident in physical memory and 0 if the page is on disk or hasn't been allocated.

Valid Bit	Physical Page Number
0	7
1	9
0	3
1	2

If there are 1024 bytes per page, what is the physical address corresponding to the virtual address 0xF74?

	· · · · · · · · · · · · · · · · · · ·

#### 1.3 Demand Pages

An up-and-coming big data startup has just hired you to help design their new memory system for a byte-addressable system. Suppose the virtual and physical memory address space is 32 bits with a 4KB page size.

1. Suppose you know that there will only be 4 processes running at the same time, each with a Resident Set Size (RSS) of 512MB and a working set size of 256KB. What is the minimum amount of TLB entries that your system would need to support to be able to map/cache the working set size for one process? What happens if you have more entries? What about if you have fewer entries?

3. Out of increasing the size of the TLB, adding more disk space, and adding more memory, which one

would lead to the largest performance increase and why?

## 2 Caches

#### 2.1 Translation Trivia

1.	Consider a machine with a physical memory of 8 GB, a page size of 8 KB, and a page table entry size of 4 bytes. How many levels of page tables would be required to map a 46-bit virtual address space if every page table fits into a single page?
2.	List the fields of a page table entry (PTE) in your scheme.
3.	Without a cache or TLB, how many memory operations are required to read or write a single 32-bit word?
4.	With a TLB, how many memory operations can this be reduced to? Best-case scenario? Worst-case scenario?
5.	Consider a machine with a page size of 1024 bytes. There are 8KB of physical memory and 8KB of virtual memory. The TLB is a fully associative cache with space for 4 entries that is currently empty.

5. Consider a machine with a page size of 1024 bytes. There are 8KB of physical memory and 8KB of virtual memory. The TLB is a fully associative cache with space for 4 entries that is currently empty. Assume that the physical page number is always one more than the virtual page number. This is a sequence of memory address accesses for a program we are writing: 0x294, 0xA76, 0x5A4, 0x923, 0xCFF, 0xA12, 0xF9F, 0x392, 0x341.

Here is the current state of the page table.

Valid Bit	Physical Page Number
0	NULL
1	2
0	NULL
0	4
0	5
1	6
1	7
0	NULL
	I .

	AMAT Calculations
	ne you are building a memory scheme with single level page tables. Each main memory access tand each TLB access takes 10 ns.
	Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?
۱	
	Assuming a TLB hit rate of 50%, how does the AMAT of this scenario compare to no TLB?

- 1	
1	To improve your system, you add a two level paging scheme and a cache. The cache has a 90% rate with a lookup time of 20 ns. Additionally, the TLB hit rate is now improved to 95%. What is average time to read a location from memory?
	Associativity Analysis
o.	data startup has just hired you to help design their new memory system for a byte-addressable syst
	se the virtual and physical memory address space is 32 bits with a 4KB page size.
	First, you create a direct mapped cache and a fully associative cache of the same size that uses an L
7	
7	worse than the direct mapped cache does. What's a possible access pattern that could cause this
7	worse than the direct mapped cache does. What's a possible access pattern that could cause this
7	worse than the direct mapped cache does. What's a possible access pattern that could cause this
	worse than the direct mapped cache does. What's a possible access pattern that could cause this nappen?
	worse than the direct mapped cache does. What's a possible access pattern that could cause this happen?  Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. I
	worse than the direct mapped cache does. What's a possible access pattern that could cause this happen?  Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. I
	worse than the direct mapped cache does. What's a possible access pattern that could cause this happen?  Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. I
	worse than the direct mapped cache does. What's a possible access pattern that could cause this happen?  Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. I
	worse than the direct mapped cache does. What's a possible access pattern that could cause this happen?  Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. In
	worse than the direct mapped cache does. What's a possible access pattern that could cause this happen?  Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. I
	Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. F

### 2.4 Replacement Roulette

Assume your program has the following memory access pattern.

A B C D A B D C B .
---------------------

	How many misses	J 4 45															
						70											
	How many misses	s will you	get	with	LRU	)?											
	How many misses	s will you	get s	azith	MIN	J?											
1	Tiow many misses	wiii you	ger ,	vv 1 l 11	101117												
_																	
	If we increase the	cache siz	ze, aı	re we	e alw	ays į	guara	antee	ed to	get	bette	er cac	che pe	erforn	nanc	e? E	xplaii
	If we increase the FIFO, LRU, and		ze, aı	re we	e alw	ays į	guara	antee	ed to	get	bette	er cac	che pe	erforr	nanc	e? E	xplai
			ze, aı	re we	e alw	ays į	guara	antee	ed to	get	bette	er cac	che po	erforr	nanc	e? E	xplai
			ze, aı	re we	e alw	ays į	guara	antee	ed to	get	bette	er cac	che po	erforr	nanc	e? E	xplai
			ze, aı	re we	e alw	ays į	guara	antee	ed to	get	bette	er cac	che po	erforr	nanc	e? E	xplai
	FIFO, LRU, and	MIN.	ze, aı	re we	e alw	ays (	guara	antee	ed to	get	bette	er cac	che po	erfori	nanc	e? E	xplai
	On the Cloc	MIN.															
	On the Cloc Suppose that we the physical addr	MIN.  ck have a 10 ess is 32-	)-10-: bit a	12 vi	rtua ll an	l add	lress	split	usir	ng a	two-	level	pagir	ıg sch	neme	. Ass	sume
	On the Cloc Suppose that we	MIN.  ck have a 10 ess is 32-	)-10-: bit a	12 vi	rtua ll an	l add	lress	split	usir	ng a	two-	level	pagir	ıg sch	neme	. Ass	sume
	On the Cloc Suppose that we the physical addr	MIN.  ck have a 10 ess is 32-	)-10-: bit a	12 vi	rtua ll an	l add	lress	split	usir	ng a	two-	level	pagir	ıg sch	neme	. Ass	sume
	On the Cloc Suppose that we the physical addr	MIN.  ck have a 10 ess is 32-	)-10-: bit a	12 vi	rtua ll an	l add	lress	split	usir	ng a	two-	level	pagir	ıg sch	neme	. Ass	sume
	On the Cloc Suppose that we the physical addr	MIN.  ck have a 10 ess is 32-	)-10-: bit a	12 vi	rtua ll an	l add	lress	split	usir	ng a	two-	level	pagir	ıg sch	neme	. Ass	sume
	On the Cloc Suppose that we the physical addr bits required to so	MIN.  k have a 10 ess is 32- upport th	)-10-; bit a e clo	12 vi s we ck a	irtua Ill an	l add d P7 thm.	lress ΓE is	split	usir usir	ng a Sho	two- ow th	level ie for	pagir mat (	ng sch	aeme PTE	. Ass	sume plete
	On the Cloc Suppose that we the physical addr bits required to so	MIN.  k have a 10 ess is 32- upport th	)-10-; bit a e clo	12 vi s we ck a	irtua Ill an Ilgori	l add d P7 thm.	lress ΓE is	split	usir usir	ng a Sho	two- ow th	level ie for	pagir mat (	ng sch	aeme PTE	. Ass	sume plete

What pages remain in memory at the end of the following sequence of page table operations? What are the use bits set to for each of these pages?

		۲
		_

Discussion 6

Paging, Caches

 ${\rm CS~162~Fall~2024}$