
# CS162 Operating Systems and Systems Programming Lecture 16


Memory Management (cont'd)

October 24<sup>th</sup>, 2024
Prof. Ion Stoica
http://cs162.eecs.Berkeley.edu


# Summary: Paging



# Summary: Paging



# Summary: Paging



#### How big do things get?

- 32-bit address space => 2<sup>32</sup> bytes (4 GB)
  - Note: "b" = bit, and "B" = byte
  - And for memory:

```
» "K"(kilo) = 2^{10} = 1024 \approx 10^3 (But not quite!): Sometimes called "Ki" (Kibi) 
» "M"(mega) = 2^{20} = (1024)^2 = 1,048,576 \approx 10^6 (But not quite!): Sometimes called "Mi" (Mibi) 
» "G"(giga) = 2^{30} = (1024)^3 = 1,073,741,824 \approx 10^9 (But not quite!): Sometimes called "Gi" (Gibi)
```


- Typical page size: 4 KB
  - how many bits of the address is that ? (remember  $2^{10} = 1024$ )
  - Ans 4KB =  $4 \times 2^{10} = 2^{12} \Rightarrow$  12 bits of the address
- So how big is the simple page table for each process?
  - $-2^{32}/2^{12} = 2^{20}$  (that's about a million entries) x 4 bytes each => 4 MB
  - When 32-bit machines got started (vax 11/780, intel 80386), 16 MB was a LOT of memory
- How big is a simple page table on a 64-bit processor (x86\_64)?
  - $-2^{64}/2^{12} = 2^{52}$  (that's  $4.5 \times 10^{15}$  or 4.5 exa-entries)×8 bytes each =  $36 \times 10^{15}$  bytes or 36 exa-bytes!!!! This is a ridiculous amount of memory!
  - This is really a lot of space for only the page table!!!
- The address space is *sparse*, i.e. has holes that are not mapped to physical memory
  - So, most of this space is taken up by page tables mapped to nothing

#### Page Table Discussion

- What needs to be switched on a context switch?
  - Page table pointer and limit
- What provides protection here?
  - Translation (per process) and dual-mode!
  - Can't let process alter its own page table!
- Analysis
  - Pros
    - » Simple memory allocation
    - » Easy to share
  - Con: What if address space is sparse?
    - » E.g., on UNIX, code starts at 0, stack starts at  $(2^{31}-1)$
    - » With IK pages, need 2 million page table entries!
  - Con: What if table really big?
    - » Not all pages used all the time ⇒ would be nice to have working set of page table in memory
- Simple Page table is way too big!
  - Does it all need to be in memory?
  - How about multi-level paging?
  - or combining paging and segmentation


#### How to Structure a Page Table

Page Table is a map (function) from VPN to PPN




- Simple page table corresponds to a very large lookup table
  - VPN is index into table, each entry contains PPN
- What other map structures can you think of?
  - Trees?
  - Hash Tables?

## Fix for sparse address space: The two-level page table



## What is in a Page Table Entry (PTE)?

- What is in a Page Table Entry (or PTE)?
  - Pointer to next-level page table or to actual page
  - Permission bits: valid, read-only, read-write, write-only
- Example: Intel x86 architecture PTE:
  - Address same format previous slide (10, 10, 12-bit offset)
  - Intermediate page tables called "Directories"



P: Present (same as "valid" bit in other architectures)

W: Writeable

U: User accessible

PWT: Page write transparent: external cache write-through

PCD: Page cache disabled (page cannot be cached)

A: Accessed: page has been accessed recently


D: Dirty (PTE only): page has been modified recently

PS: Page Size: PS=1⇒4MB page (directory only).
Bottom 22 bits of virtual address serve as offset

#### Examples of how to use a PTE


- How do we use the PTE?
  - Invalid PTE can imply different things:
    - » Region of address space is actually invalid or
    - » Page/directory is just somewhere else than memory
  - Validity checked first
    - » OS can use other (say) 31 bits for location info
- Usage Example: Demand Paging
  - Keep only active pages in memory
  - Place others on disk and mark their PTEs invalid
- Usage Example: Copy on Write
  - UNIX fork gives copy of parent address space to child
    - » Address spaces disconnected after child created
  - How to do this cheaply?
    - » Make copy of parent's page tables (point at same memory)
    - » Mark entries in both sets of page tables as read-only
    - » Page fault on write creates two copies
- Usage Example: Zero Fill On Demand
  - New data pages must carry no information (say be zeroed)
  - Mark PTEs as invalid; page fault on use gets zeroed page
  - Often, OS creates zeroed pages in background

#### Sharing with multilevel page tables




10/24/2024

# Summary: Two-Level Paging




# Summary: Two-Level Paging




## Multi-level Translation: Segments + Pages

- What about a tree of tables?
  - Lowest level page table ⇒ memory still allocated with bitmap
  - Higher levels often segmented
- Could have any number of levels. Example (top segment):



- What must be saved/restored on context switch?
  - Contents of top-level segment registers (for this example)
  - Pointer to top-level table (page table)

# What about Sharing (Complete Segment)?



## Multi-level Translation Analysis

#### • Pros:

- Only need to allocate as many page table entries as we need for application
   » In other wards, sparse address spaces are easy
- Easy memory allocation
- Easy Sharing
  - » Share at segment or page level (need additional reference counting)

#### • Cons:

- One pointer per page (typically 4K 16K pages today)
- Page tables need to be contiguous
  - » However, the 10b-10b-12b configuration keeps tables to exactly one page in size
- Two (or more, if >2 levels) lookups per reference
  - » Seems very expensive!

#### Recall: Dual-Mode Operation


- Can a process modify its own translation tables? NO!
  - If it could, could get access to all of physical memory (no protection!)
- To Assist with Protection, Hardware provides at least two modes (Dual-Mode Operation):
  - "Kernel" mode (or "supervisor" or "protected")
  - "User" mode (Normal program mode)
  - Mode set with bit(s) in control register only accessible in Kernel mode
  - Kernel can easily switch to user mode; User program must invoke an exception of some sort to get back to kernel mode (more in moment)
- Note that x86 model actually has more modes:
  - Traditionally, four "rings" representing priority; most OSes use only two:
    - » Ring  $0 \Rightarrow$  Kernel mode, Ring  $3 \Rightarrow$  User mode
    - » Called "Current Privilege Level" or CPL
  - Newer processors have additional mode for hypervisor ("Ring I")
- Certain operations restricted to Kernel mode:
  - Modifying page table base (CR3 in  $\times$ 86), and segment descriptor tables
    - » Have to transition into Kernel mode before you can change them!
  - Also, all page-table pages must be mapped only in kernel mode

#### Administrivia

- Midterm 2:Tuesday I I/05 from 7-9PM
  - Two weeks from today
  - Also includes the Midterm I material
  - Closed book: with two double-sided handwritten sheets of notes
- Project 2 design document due this Friday!
- Reminder: Ion's Office Hour
  - Thursday II:00AM—I2:00PM

#### Recall: Alternative: Inverted Page Table

- With all previous examples ("Forward Page Tables")
  - Size of page table is at least as large as amount of virtual memory allocated to processes
  - Physical memory may be much less
    - » Much of process space may be out on disk or not in use




- Answer: use a hash table
  - Called an "Inverted Page Table"
  - Size is independent of virtual address space
  - Directly related to amount of physical memory
  - Very attractive option for 64-bit address spaces
     » PowerPC, UltraSPARC, IA64
- Cons:
  - Complexity of managing hash chains: Often in hardware!
  - Poor cache locality of page table

# Address Translation Comparison


	Advantages	Disadvantages	
Simple Segmentation	Fast context switching (segment map maintained by CPU)	External fragmentation	
Paging (Single-Level)	No external fragmentation Fast and easy allocation	Large table size (~ virtual memory) Internal fragmentation	
Paged Segmentation	Table size ~ # of pages in virtual	Multiple memory references per page access	
Multi-Level Paging	memory Fast and easy allocation		
Inverted Page Table	Table size ~ # of pages in physical memory	Hash function more complex No cache locality of page table	

#### How is the Translation Accomplished?




- The MMU must attempt to translate virtual address to physical address on:
  - Every instruction fetch, Every load, Every store
  - Generate a "Page Fault" (Trap) if it encounters invalid PTE
    - » Fault handler will decide what to do (more on this next lecture)
- What does the MMU need to do to translate an address?
  - I-level Page Table
    - » Read PTE from memory, check valid, merge address
    - » Set "accessed" bit in PTE, Set "dirty bit" on write
  - 2-level Page Table
    - » Read and check first level
    - » Read, check, and update PTE at second level
  - N-level Page Table ...
- MMU does *page table Tree Traversal* to translate each address
  - Turns a potentially fast memory access into a slow multi-access table traversal...
  - Need CACHING!

#### Where and What is the MMU?



- The processor requests READ Virtual-Address to memory system
  - Through the MMU to the cache (to the memory)
- Some time later, the memory system responds with the data stored at the physical address (resulting from virtual  $\square$  physical) translation
  - Fast on a cache hit, slow on a miss
- So what is the MMU doing?
- On every reference (I-fetch, Load, Store) read (multiple levels of) page table entries to get physical frame or FAULT
  - Through the caches to the memory
  - Then read/write the physical location


#### Recall: CS6 Ic Caching Concept



- Cache: a repository for copies that can be accessed more quickly than the original
  - Make frequent case fast and infrequent case less dominant
- Caching underlies many techniques used today to make computers fast
  - Can cache: memory locations, address translations, pages, file blocks, file names, network routes, etc...
- Only good if:
  - Frequent case frequent enough and
  - Infrequent case not too expensive
- Many important OS concepts boil down to caching! We cache:
  - Pages, Files, Virtual Memory Translations, IP Addresses...


## Recall: In Machine Structures (eg. 61C) ...

Hardware Caching is the key to memory system performance for CPUs:




- Average Memory Access Time (AMAT)
  - = (Hit Rate x HitTime) + (Miss Rate x MissTime)
- Where:
  - HitRate + MissRate = I
  - MissTime = HitTime + MissPenalty
- Examples:
  - HitRate = 90% => AMAT =  $(0.9 \times 1) + (0.1 \times 101) = 11$  ns
  - HitRate = 99% => AMAT =  $(0.99 \times 1) + (0.01 \times 101) = 2.01$  ns

## Another Major Reason to Deal with Caching




- Cannot afford to translate on every access
  - At least three DRAM accesses per actual DRAM access
  - Or: perhaps I/O if page table partially on disk!
- Even worse: What if we are using caching to make memory access faster than DRAM access?
- Solution? Cache translations!
  - Translation Cache: TLB ("Translation Lookaside Buffer")

## Why Does Caching Help? Locality!




- Temporal Locality (Locality in Time):
  - Keep recently accessed data items closer to processor
- Spatial Locality (Locality in Space):
  - Move contiguous blocks to the upper levels



#### Recall: Memory Hierarchy

- Caching: Take advantage of the principle of locality to:
  - Present the illusion of having as much memory as in the cheapest technology
  - Provide average speed similar to that offered by the fastest technology



#### Recall 61C: Dealing with Hierarchy

• Used to compute access time probabilistically:

```
AMAT = Hit Rate<sub>L1</sub> x Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x Miss Time<sub>L1</sub>


Hit Rate<sub>L1</sub> + Miss Rate<sub>L1</sub> = 1

Hit Time<sub>L1</sub> = Time to get value from L1 cache.

Miss Time<sub>L1</sub> = Hit Time<sub>L1</sub> + Miss Penalty<sub>L1</sub>

Miss Penalty<sub>L1</sub> = AVG Time to get value from lower level (DRAM)

So, AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x Miss Penalty<sub>L1</sub>
```



What about more levels of hierarchy?


```
L1 Gache
L2 Cache
DRAM
```

```
AMAT = Hit Time_{L1} +

Miss Rate_{L1} x (Hit Time_{L2} + Miss Rate_{L2} x Miss Penalty_{L2})
```

And so on ... (can do this recursively for more levels!)

#### How is a Block found in a Cache?




- Block is minimum quantum of caching
  - Data select field used to select data within block
  - Many caching applications don't have data select field
- Index Used to Lookup Candidates in Cache
  - Index identifies the set

10/24/2024

- Tag used to identify actual copy
  - If no candidates match, then declare cache miss

#### Review: Direct Mapped Cache


- Direct Mapped 2<sup>N</sup> byte cache:
  - The uppermost (32 N) bits are always the Cache Tag
  - The lowest M bits are the Byte Select (Block Size =  $2^{M}$ )
- Example: I KB Direct Mapped Cache with 32 B Blocks
  - Index chooses potential block
  - Tag checked to verify block
  - Byte select chooses byte within block



#### Review: Set Associative Cache


- N-way set associative: N entries per Cache Index
  - N direct mapped caches operates in parallel
- Example: Two-way set associative cache
  - Cache Index selects a "set" from the cache
  - Two tags in the set are compared to input in parallel

Data is selected based on the tag result



#### Review: Fully Associative Cache


- Fully Associative: Every block can hold any line
  - Address does not include a cache index
  - Compare Cache Tags of all Cache Entries in Parallel
- Example: Block Size=32B blocks
  - We need N 27-bit comparators
  - Still have byte select to choose from within block



#### Where does a Block Get Placed in a Cache?


• Example: Block 12 placed in 8 block cache

#### **32-Block Address Space:**




#### **Direct mapped:**

block 12 can go only into block 4 (12 mod 8)




#### **Set associative:**

block 12 can go anywhere in set 0 (12 mod 4)



#### **Fully associative:**

block 12 can go anywhere



## Which block should be replaced on a miss?

- Easy for Direct Mapped: Only one possibility
- Set Associative or Fully Associative:
  - Random
  - LRU (Least Recently Used)
- Miss rates for a workload:

	2-way		4-way		8-way	
Size LRI	<u> </u>	<u>indom</u>	<u>LRU</u>	<u>Random</u>	<u>LRU</u>	<u>Random</u>
I6 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%

#### Review: What happens on a write?

- Write through: The information is written to both the block in the cache and to the block in the lower-level memory
- Write back: The information is written only to the block in the cache
  - Modified cache block is written to main memory only when it is replaced
  - Question is block clean or dirty?
- Pros and Cons of each?
  - -WT:
    - » PRO: read misses cannot result in writes
    - » CON: Processor held up on writes unless writes buffered
  - -WB:
    - » PRO: repeated writes not sent to DRAM processor not held up on writes
    - » CON: More complex Read miss may require writeback of dirty data

#### A Summary on Sources of Cache Misses

- Compulsory (cold start or process migration, first reference): first access to a block
  - "Cold" fact of life: not a whole lot you can do about it unless you prefetch
  - Solution: Prefetch values before use
  - Note: If you run "billions" of instruction, Compulsory Misses are insignificant

#### Capacity:


- Cache cannot contain all blocks access by the program
- Solution I: increase cache size
- "Solution 2": Change (e.g. reduce) associativity to focus misses in a few places?!
  - » Consider fully-associative cache of size n: access pattern 0, 1, ... n-1, n, 0, 1, ...
  - » Contrast with direct mapped of size n: Fewer misses!

#### • Conflict (collision):

- Multiple memory locations mapped to the same cache location
- Solution I: increase cache size
- Solution 2: increase associativity
- Coherence (Invalidation): other process (e.g., I/O) updates memory

### How do we make Address Translation Fast?


- Cache results of recent translations!
  - Different from a traditional cache
  - Cache Page Table Entries using Virtual Page # as the key



### Translation Look-Aside Buffer

- Record recent Virtual Page # to Physical Frame # translation
- If present, have the physical address without reading any page tables !!!
  - Even if the translation involved multiple levels
  - Caches the end-to-end result
- Was invented by Sir Maurice Wilkes prior to caches
  - When you come up with a new concept, you get to name it!
  - People realized "if it's good for page tables, why not the rest of the data in memory?"
- On a *TLB miss*, the page tables may be cached, so only go to memory when both miss

## Caching Applied to Address Translation





Data Read or Write (untranslated)

- Question is one of page locality: does it exist?
  - Instruction accesses spend a lot of time on same page (accesses are sequential)
  - Stack accesses have definite locality of reference
  - Data accesses have less page locality, but still some...
- Can we have a TLB hierarchy?
  - Sure: multiple levels at different sizes/speeds


# Physically-Indexed vs Virtually-Indexed Caches

- Physically-Indexed, Physically-Tagged
  - Address handed to cache after translation
  - Page Table in physical memory (so that it can be cached)
  - Benefits:
    - » Every piece of data has single place in cache
    - » Cache can stay unchanged on context switch
  - Challenges:
    - » TLB is in critical path of lookup!
  - Pretty Common today (e.g. x86 processors)
- Virtually-Indexed, Virtually-Tagged or Physically-Tagged
  - Address handed to cache before translation
  - Page Table in virtual memory (so that it can be cached);
     Only last level of Page Table points to physical memory.
  - Benefits:
    - » TLB not in critical path of lookup, so system can be faster
  - Challenges:
    - » Same data could be mapped in multiple places of cache
    - » May need to flush cache on context switch
- We will stick with Physically Indexed Caches for now!





## What TLB Organization Makes Sense?



- For Physically Indexed/Tagged, Needs to be really fast
  - Critical path of memory access
    - » In simplest view: before the cache
    - » Thus, this adds to access time (reducing cache speed)
  - Seems to argue for Direct Mapped or Low Associativity
- However, needs to have very few conflicts!
  - With TLB, the MissTime extremely high! (Page Table traversal)
  - Cost of Conflict (Miss Time) is high
  - Hit Time dictated by clock cycle
- Thrashing: continuous conflicts between accesses
  - What if use low order bits of virtual page number as index into TLB?
    - » First page of code, data, stack may map to same entry
    - » Need 3-way associativity at least?
  - What if use high order bits as index?
    - » TLB mostly unused for small programs

## TLB organization: include protection

- How big does TLB actually have to be?
  - Usually small: 128-512 entries (larger now)
  - Not very big, can support higher associativity
- Small TLBs usually organized as fully-associative cache
  - Lookup is by Virtual Address
  - Returns Physical Address + other info
- What happens when fully-associative is too slow?
  - Put a small (4-16 entry) direct-mapped cache in front
  - Called a "TLB Slice"
- Example for MIPS R3000:

Virtual Address	Physic	al Ad	dres	S	Dirty	Ref	Valid	Access	ASID
0xFA00 0x0	0003 Y	N	Υ	R	/W34				
0x0040 0x0				R	0				
0x0041 0x0	0011 N	Y	Y	R	0				
0x0041 0x0	0011 N	Y	Y	R	0				

## Making physically-indexed caches fast: Fit into Pipeline!


#### **Example: MIPS R3000 Pipeline**

Inst Fetch		Dcd/ Reg		ALU / E.A	Memory	Write Reg	
TLB	TLB I-Cache RF		Operation		WB		
			-	E.A. TLB	D-Cache		

#### **TLB**

64 entry, on-chip, fully associative, software TLB fault handler


#### **Virtual Address Space**



# Further reducing translation time for physically-indexed caches

- As described, TLB lookup is in serial with cache lookup
  - Consequently, speed of TLB can impact speed of access to cache

- Machines with TLBs go one step further: overlap TLB lookup with cache access
  - Works because offset available early
  - Offset in virtual address exactly covers the "cache index" and "byte select"
  - Thus can select the cached byte(s) in parallel to perform address translation




virtual Page Offset

physical address: tag / page # index byte

## Overlapping Cache and TLB access

• Here is how this might work with a 4K cache:



- What if cache size is increased to 8KB?
  - Overlap not complete
  - Need to do something else. See CS152/252
- As discussed earlier, Virtual Caches would make this faster
  - Tags in cache are virtual addresses
  - Translation only happens on cache misses

### Conclusion

### Page Tables

- Memory divided into fixed-sized chunks of memory
- Virtual page number from virtual address mapped through page table to physical page number
- Offset of virtual address same as physical address
- Large page tables can be placed into virtual memory
- Multi-Level Tables
  - Virtual address mapped to series of tables
  - Permit sparse population of address space
- Techniques for addressing Deadlock
  - Deadlock prevention:
    - » write your code in a way that it isn't prone to deadlock
  - <u>Deadlock recovery</u>:
    - » let deadlock happen, and then figure out how to recover from it
  - <u>Deadlock avoidance</u>:
    - » dynamically delay resource requests so deadlock doesn't happen
    - » Banker's Algorithm provides on algorithmic way to do this
  - Deadlock denial:
    - » ignore the possibility of deadlock

# Summary (1/2)

### Page Tables

- Memory divided into fixed-sized chunks of memory
- Virtual page number from virtual address mapped through page table to physical page number
- Offset of virtual address same as physical address
- Large page tables can be placed into virtual memory
- Multi-Level Tables
  - Virtual address mapped to series of tables
  - Permit sparse population of address space
- The Principle of Locality:
  - Program likely to access a relatively small portion of the address space at any instant of time.
    - » Temporal Locality: Locality in Time
    - » Spatial Locality: Locality in Space

# Summary (2/2)

- Three (+1) Major Categories of Cache Misses:
  - Compulsory Misses: sad facts of life. Example: cold start misses.
  - Conflict Misses: increase cache size and/or associativity
  - Capacity Misses: increase cache size
  - Coherence Misses: Caused by external processors or I/O devices
- Cache Organizations:
  - Direct Mapped: single block per set
  - Set associative: more than one block per set
  - Fully associative: all entries equivalent
- "Translation Lookaside Buffer" (TLB)
  - Small number of PTEs and optional process IDs (< 512)</li>
  - Often Fully Associative (Since conflict misses expensive)
  - On TLB miss, page table must be traversed and if located PTE is invalid, cause Page Fault
  - On change in page table, TLB entries must be invalidated