# CS2100 - L216 - Sequential Logic (Circuit Construction)

21b.1 - Analysis

- State tables

- State diagrams

216.2 - Design

- Excitation tables

- Design procedure

- Unused states

# Sequential Circuits Analysis: Overview

- To analyze a sequential circuit:
  - Need to derive its state table (can be summarized as a state diagram)
- General Approach:
  - Derive state equations for the flip-flop inputs AND
  - Derive output functions for the circuit outputs (if any)
- Terminology:
  - For a flip-flop A, A(t) and A(t+1) (or simply A and A<sup>+</sup>) represent the its present state and next state

[L21b - AY2021S1]

#### State Table: Overview

- From the state equations and output function, we derive the state table, consisting of all possible binary combinations of present states and inputs.
- State table:

[ L21b - AY2021S1 ]

- Similar to truth table
- Inputs and Present State on the left side
- Outputs and Next State on the right side
- m flip-flops and n inputs  $\rightarrow 2^{m+n}$  rows.

Present	Next	State	Out	Output		
State	<i>x</i> =0	<i>x</i> =1	x=0	<i>x</i> =1		
AB	A <sup>†</sup> B <sup>†</sup>	A <sup>†</sup> B <sup>†</sup>	У	y		
00	00	01	0	0		
01	00	11	1	0		
10	00	10	1	0		
11	00	10	1	0		

Compact table

Alternative

## Analysis Example: State Table

**State table** for circuit of Figure 1:

			n=1			3
	Pres	sent		Ne	ext	
	Sta	ate	<u>Input</u>	St	ate	<u>Output</u>
	_ A	В	m=x2	A <sup>+</sup>	B <sup>+</sup>	У
	0	0	0	0	0	0
	0	0	1	0	1	0
2mth permutat	0	1	0	0	0	1
permutat-	0	1	1	1	1	0
ions	1	0	0	0	0	1
	1	0	1	1	0	0
	1	1	0	0	0	1
\	_ 1	1	1	1	0	0

State equations:  $A^+ = A \cdot x + B \cdot x$ 

B<sup>+</sup> = A'⋅x Output function:


 $y = (A + B) \cdot x'$ 

[ L21b - AY2021S1 ]

#### State diagrams

### State Diagram: Revisit

From the state table, we can draw the state diagram:




Each combination of the flip-flop values represents a state. Hence, m flip-flops → up to 2<sup>m</sup> states.

## Analysis Example: State Diagram

State diagram of the circuit of Figure 1:

[ L21b - AY2021S1 ]



[L21b - AY2021S1]

### Analysis: Design: VS Derive the behaviour Derive the logic circuit from a given circuit from a given set of diagram specifications Behaviour can be Specification usually in the form of state equations, summarized by state table or state diagram state table, or state diagram Use characteristic Use excitation tables tables

## Flip-Flop Excitation Table

- Excitation tables:
  - Given the required transition from present state to next state, determine the flip-flop input(s)

Κ	Q(t+1)	Comments
0	Q(t)	No change
1	0	Reset
0	1	Set
1	Q(t)'	Toggle

 Q
 Q<sup>†</sup>
 J
 K

 0
 0
 0
 X

 0
 1
 1
 X

 1
 0
 X
 1

 1
 1
 X
 0

**Characteristic Table** 

**Excitation Table** 

Can you deduce the excitation table from characteristic table?

[ L21b - AY2021S1 ]

## Flip-Flop Excitation Tables

Q	Q <sup>†</sup>	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

JK Flip-flop

Q	Q <sup>†</sup>	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

SR Flip-flop

$\mathbf{Q}^{\dagger}$	D
0	0
1	1
0	0
1	1
	0

D Fli	p-flop
[ L21b - AY2021S1 ]	

Q	Q⁺	T
0	0	0
0	1	1
1	0	1
1	1	0

T Flip-flop

### Sequential Circuit: Design Procedure


#### Steps:

- Start with circuit specifications description of circuit behaviour, usually a state diagram or state table
- 1. Derive the state table:
  - Perform state reduction if necessary
  - Perform state assignment if necessary
- Determine number of flip-flops and label them
- 3. Choose the type of flip-flop to be used
- Derive circuit excitation and output tables from the state table
- 5. Derive circuit output functions and flip-flop input functions
- Draw the logic diagram

[ L21b - AY2021S1 ]

## Design Example #1: State Table

• Circuit state/excitation table, using *JK* flip-flops.



Q	Q⁺	J	Κ
0	0	0	Х
0	1	1	Χ
1	0	Х	1
1	1	Х	0
	JK Flip		

Present state		Input		ext ate	Flip-flop inputs				
Α	В	×	$A^{\dagger}$	B <sup>+</sup>	JA	KA	JB	KB	
0	0	0	0	0	0	X	0	X	
0	0	1	0	1	0	X	1	X	
0	1	0	1	0	١	X	X	1	
0	1	1	0	1	0	×	×	0	
1	0	0	1	0	X	O	0	X	
1	0	1	1	1	×	0	1	X	
1	1	Ó	1	1	X	0	X	O	
1	1	1	Ö	o	×	1	×	١	

# Design Example #3: Unused States

Design involving unused states:

P	rese	nt			Next	t								
	state	9	Input		state	te Flip-flop inputs						Output		
Α	В	С	х	A <sup>+</sup>	B <sup>+</sup>	C <sup>+</sup>		SA	RA	SB	RB	SC	RC	У
0	0	1	0	0	0	1		0	Х	0	Х	Х	0	0
0	0	1	1	0	1	0		0	Х	1	0	0	1	0
0	1	0	0	0	1	1		0	Х	Х	0	1	0	0
0	1	0	1	1	0	0		1	0	0	1	0	Χ	0
0	1	1	0	0	0	1		0	Х	0	1	X	0	0
0	1	1	1	1	0	0		1	0	0	1	0	1	0
1	0	0	0	1	0	1		Х	0	0	Х	1	0	0
1	0	0	1	1	0	0		Х	0	0	Х	0	Χ	1
1	0	1	0	0	0	1		0	1	0	Χ	Χ	0	0
1	0	1	1	1	0	0		Х	0	0	Х	0	1	1

Are there other Derive these Given these unused states? 110, 111

Unused state 000:

Х ХХ 0 0 0 X X XX X X X X X

[ L21b - AY2021S1 ]