


C Programming

Data Representation & Number Systems



Binary → Octal / Hexadecimal

$$(x)_8 : 010 \mid 0000 \ 0110 \ 0000 \leftarrow \text{from right} = 2014_8$$

$$(x)_{16} : 010 \mid 0000 \ 0110 \ 0000 = 2060_{16}$$

Integers


Rep	+ → -	Range	Zeros
S.M.	Flip MSB	$-(2^{n-1}), 2^{n-1}-1$	$+/-$
z-x-1 ← 1s	Flip ALL	$-(2^{n-1}), 2^{n-1}-1$	$+/-$
z-x ← 2s	← till first 1, flip rest	$-2^{n-1}, 2^{n-1}-1$	+

Overflow A+B : $(\text{MSB}_A == \text{MSB}_B) \neq \text{MSB}_{A+B}$

Is : Add carry to LSB_{A+B} of result, check for overflow

2s : Ignore carry, check for overflow

IEEE-754



Data

bit (b): 0, 1
byte (B): 8b
word: $32b/4B$
N bits: 2^N values
M values: $\lceil \log_2 M \rceil$ bits

Misc

Primitives

Type	Size (b)	Range	
		Unsigned	Signed
char	8	[0, 255]	[-128, 127]
short	16	[0, 65535]	[-32768, 32767]
int	32	[0, $2^{31}-1$]	$[-2^{31}, 2^{31}-1]$
long	64	[0, $2^{63}-1$]	$[-2^{63}, 2^{63}-1]$
float	32	—	—
double	64	—	—

Casting

(cast-type) var

char → int → float → double
no loss → loss

Auto-promotion/demotion

$2 / 5 == 0;$
 $2.0 / 5 == 0.4;$
 $\text{int } x = 0.4; // \rightarrow 0$
 $\text{double } y = 5; // \rightarrow 5.0$

i	Value	Address
0	1	0x100
1	2	0x104
2	3	0x108
3	4	0x112
4	5	0x116
⋮	⋮	⋮

Arrays

int arr[5] = {1, 2, 3, 4, 5}

#(arr+2) == arr[2];
arr+2 == &(arr[2]);
arr == &arr[0];

Can be passed as parameter,
but not as return type

Strings

"Hello": char str[6] = "Hello"; string terminator
// {'H', 'e', 'l', 'l', 'o', '\0'}

Structures

Pointer declaration	int x=5; int *y = &x; print(x); // 5	Defining a new structure
Dereference	print(*y); // 5	Ways to instantiate
Go to address of	print(&x); // addr(x) print(y); // addr(x)	Ways to reference field

```

struct struct_name {
    datatype var1; // one or more fields
    [datatype var2;]
}

struct_name str1 = {1}; // 
struct_name str2; str2.var1 = 1; // 

struct_name *p = &str1; // pointer of struct-name
(*p).var1 = 1; // 
p->var1 = 1; // 

```

MIPS

Array and Loop: Version 1.0	
Address of A[] → \$t0 Result → \$t8 $i \rightarrow \$t1$	Comments
addi \$t8, \$zero, 0 addi \$t1, \$zero, 0 addi \$t2, \$zero, 40 loop: bge \$t1, \$t2, end sll \$t3, \$t1, 2 add \$t4, \$t0, \$t3 lw \$t5, 0(\$t4) bne \$t5, \$zero, skip addi \$t8, \$t8, 1 skip: addi \$t1, \$t1, 1 j loop end:	# end point # i x 4 # &A[i] # \$t3 ← A[i] # result++ # i++

Array and Loop: Version 2.0	
Address of A[] → \$t0 Result → \$t8 $\&A[i] \rightarrow \$t1$	Comments
addi \$t8, \$zero, 0 addi \$t1, \$t0, 0 addi \$t2, \$t0, 160 loop: bge \$t1, \$t2, end lw \$t3, 0(\$t1) bne \$t3, \$zero, skip addi \$t8, \$t8, 1 skip: addi \$t1, \$t1, 4 j loop end:	# addr of current item # &A[40] # comparing address! # \$t3 ← A[i] # result++ # move to next item

Key Pitfalls

Load 32b immediate

Lui \$t8, imm[32:16]
ori \$t8, imm[15:0]

Branch - equal immediate

Imm no. of instructions :

AFTER next instruction

Imm size : 16b → 2^{b-1}

∴ 2^b instructions from beg/bone

J-format immediate


Imm : 26b 'address'

Word-aligned :

- 2 LSB disregarded

- 4 MSB disregarded

∴ Imm : Addr[27:2]



Encoding

R	opcode	rs	rt	rd	shamt	funct
31	26	25	21	20	16	15
I	opcode	rs	rt		Immd	
31	26	25	21	20	16	15

J	opcode	Target addr	
31	26		

Branching

HLL code	if ($x < y$) { next; } branch;	if ($x \leq y$) { next; } branch;	if ($x > y$) { next; } branch;	if ($x \geq y$) { next; } branch;	if ($x == y$) { next; } branch;	if ($x != y$) { next; } branch;
Possible x and y	x < y x = y x > y	x < y x = y x > y	x < y x = y x > y	x < y x = y x > y	x < y x = y x > y	x < y x = y x > y
Truth values for above	TRUE FALSE FALSE	TRUE TRUE FALSE	FALSE FALSE TRUE	FALSE TRUE TRUE	TRUE TRUE FALSE	FALSE TRUE TRUE
slt j x y	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0
slt k y x	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1
beq j 0 branch	Next Branch Branch	Next Branch Branch	Next Branch Branch	Next Branch Branch	Next Branch Branch	Next Branch Branch
bne j 0 branch	Branch Next Next	Branch Next Next	Branch Next Next	Branch Next Next	Branch Next Next	Branch Next Next
beq k 0 branch	Branch Branch Next	Branch Branch Next	Branch Branch Next	Branch Branch Next	Branch Branch Next	Branch Branch Next
bne k 0 branch	Next Next Branch	Next Next Branch	Next Next Branch	Next Next Branch	Next Next Branch	Next Next Branch
beq x y branch						
bne x y branch						

Control Signals

	EX				MEM			WB	
	RegDst	ALUSrc	ALUOp		Mem Read	Mem Write	Branch	MemToReg	Reg Write
			op1	op0					
R-type	1	0	1	0	0	0	0	0	1
lw	0	1	0	0	1	0	0	1	1
sw	X	1	0	0	0	1	0	X	0
beq	X	0	0	1	0	0	1	X	0

ALU Control

ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR