CS2100 - W8 - MIPS: Memory & Branches	Week 4+5
- Memory	
- MIPS Instructions Part II - Memory Instructions	
- Control Flow Instructions	
- Handling Arrays	

Memory

- The main memory can be viewed as a large, single-dimension array of memory locations.
- Each location of the memory has an address, which is an index into the array.
 - Given k-bit address, the address space is of size 2^k.

Address	Content
0	8 bits
1	8 bits
2	8 bits
3	8 bits
4	8 bits
5	8 bits
6	8 bits
7	8 bits
8	8 bits
9	8 bits
10	8 bits
11	8 bits

- Using distinct memory address, we can access:
 - a single byte (byte addressable) or

> 4 bytes


a single word (word addressable)

either one per hardware (implementation)

- Word is:
 - □ Usually 2n bytes for 32-bit system: 22 4 bytes
 - The common unit of transfer between processor and memory
 - Also commonly coincide with the register size, the integer size and instruction size in most architectures

Word alignment:

 Words are aligned in memory if they begin at a byte address that is a multiple of the number of bytes in a word.




MIPS - Memory Instructions

- MIPS is a load-store register architecture
 - 32 registers, each 32-bit (4-byte) long
 - Each word contains 32 bits (4 bytes)
 - Memory addresses are 32-bit long


MIPS uses by te addresses, so consecutive words differ by 4 bytes

registers to

- Load word:



- Store word:




- Load word store word:
 - Other than load word (1w) and store word (sw), there are:

\$t1]

32-bit register

- load byte (1b)
- store byte (sb)
- Similar in format:



Similar in working except that one byte, instead of one word, is loaded or stored:

Address vs. Value

Key concept:

Registers do NOT have types

- A register can hold any 32-bit number:
 - The number has no implicit data type and is interpreted according to the instruction that uses it
- Example:
 - □ add \$t2, \$t1, \$t0
 - → \$t0 and \$t1 should contain data values
 - □ lw \$t2,0(\$t0)
 - → \$t0 should contain a memory address.

Important:

Consecutive word addresses in machines with byte-addressing do not differ by 1

- Common error:
 - Assume that the address of the next word can be found by incrementing the address in a register by 1 instead of by the word size in bytes
- For both 1w and sw: word alignment important
 - □ The sum of base address and offset must be multiple of 4 (i.e. word boundary)

MIPS - Other Memory Instructions

- MIPS disallows loading/storing unaligned word using lw/sw:
 - Pseudo-Instructions unaligned load word (ulw) and unaligned store word (usw) are provided for this purpose
 - Explore: How do we translate ulw/usw?
- Other memory instructions:
 - 1h and sh: load halfword and store halfword
 - lw1, lwr, sw1, swr: load word left / right, store word left / right.
 - etc...

MIPS - Control Flow Instructions

- Translating C
- to Assembly:
- negate the condition for
 - Shorter code

- Two type of decision-making statements
 - Conditional (branch)
 - bne \$t0, \$t1, label
 - beq \$t0, \$t1, label
 - Unconditional (jump)
 - j label

Conditional Branch

- Processor follows the branch only when the condition is satisfied (true)
 - beg \$r1, \$r2, L1
 - If [\$r1] equals [\$r2], go to statement labeled L1
 - beg is "branch if equal"
 - C code: if (a == b) goto L1
 - bne \$r1, \$r2, L1
 - If [\$r1] not equals to [\$r2], go to statement labeled L1
 - · bne is "branch if not equal"
 - · C code: if (a != b) goto L1

Unconditional Jump

- Processor always follows the branch
 - j L1
 - Jump to label L1 unconditionally
 - C code: goto L1

Technically equivalent to:

beq \$s0, \$s0, L1

Inequalities (1/2)

- We have beq and bne, what about branch-if-less-than?
 - □ There is no real blt instruction in MIPS
- Use slt (set on less than) or slti.

```
slt $t0, $s1, $s2 = if ($s1 < $s2)
$t0 = 1;
else
$t0 = 0;
```