10.1 - Control Unit

10-2 - Control Signals

- Reg Dst

- Reg Write

- ALUSTC

- Memread

- Mem Write

- Mem To Reg

- PCSrc

- ALU Control


10.3 - Summary

- Truth Tables


- Signals

- ALU Control

10.1 - Control Unit



10-2 - Control Signals



| Control Signal | Execution Stage | Purpose | | | | |
|-----------------------|--------------------------------------|---|--|--|--|--|
| RegDst | Decode / Operand Fetch | Select the destination register number | | | | |
| RegWrite | Decode/Operand Fetch Result Write | Enable writing of register | | | | |
| ALUSrc | ALU | Select the 2 nd operand for ALU | | | | |
| ALUControl | ALU | Select the operation to be performed | | | | |
| MemRead / MemWrite | Memory | Enable reading/writing of data memory | | | | |
| MemToReg | Result Write | Select the result to be written back to register file | | | | |
| PCSrc | Memory / Result Write | Select the next PC value | | | | |

Req Ds+

Control Signal: RegDst rd?

- False (0): Write register = Inst[20:16]
- True (1): Write register = Inst[15:11]



Req Write

Control Signal: RegWrite

- False (0): No register write
- True (1): New value will be written

ALUSTC

Control Signal: ALUSrc

Is source immediate?

- False (0): Operand2 = Register Read Data 2
- True (1): Operand2 = SignExt(Inst[15:0])

Memread

Control Signal: MemRead?

- False (0): Not performing memory read access
- True (1): Read memory using Address

Mem Write

Control Signal: MemWrite


- False (0): Not performing memory write operation
- True (1): memory[Address] ← Register Read Data 2

Mem To Reg

Control Signal: MemToReg


Store mem in reg?

- True (1): Register write data = Memory read data
- False (0): Register write data = ALU Result



Control Signal: PCSrc PCSrc from BAT?

- False (0): Next PC = PC + 4
- True (1): Next PC = SignExt(Inst[15:0]) << 2 + (PC + 4)</p>



(i) is Branch?

p : next

|: maybe BTA

(i) is Condition

|: taken

p : next

(i) (2) (AND)

taken?

10.3 - Summary Signals

| Truth table for various signals | | | | | | | PCSrc = Branch AND is Zero | | | |
|---|--------|---|--------|----------|----------|------|----------------------------|-------------|-------|-----|
| | RegDs | | ALUSrc | MemT | Reg | Mem | Mem | / Branch | ALUop | |
| 0: false | | | | oReg | Write | Read | Write | | op1 | ор0 |
| 1: true X: don't care (doesn't matter whether true/false) | R-type | 1 | ø | þ | 1 | ø | ø | ø | ji. | |
| | lw | ø | 1 | _ | - | - | ø | ø | | |
| | sw | × | - | X | ø | ø | 1 | þ | | |
| | beq | × | φ | X | þ | ø | ø | 1 | | |
| | | K | | \ | <i>)</i> | | | | | |

ALU Control

| Opcode | Instruction Operation | ALU action | | |
|--------|--------------------------|---------------------|--|--|
| lw | load word | add | | |
| sw | store word | add | | |
| beq | branch equal | subtract | | |
| R-type | add | add | | |
| R-type | subtract | subtract | | |
| R-type | AND | AND | | |
| R-type | OR | OR | | |
| R-type | set on less than | set on less than | | |

| ALUcontrol | Function |
|------------|----------|
| 0000 | AND |
| 0001 | OR |
| 0010 | add |
| 0110 | subtract |
| 0111 | slt |
| 1100 | NOR |

| Instruction Type | ALUop | | | | |
|---------------------|-------|--|--|--|--|
| lw/sw | 00 | | | | |
| beq | 01 | | | | |
| R-type | 10 | | | | |

| | ALI | Jop | Funct Field (F[5:0] == Inst[5:0]) | | | | | | ALU | |
|-----|-----|-----|--|----|-------------|-----------|----|------|------|---------|
| | MSB | LSB | F5 | F4 | F3 | F2 | F1 | FO A | uu c | control |
| lw | 0 | 0 | | | | | | _ a | d | 0010 |
| sw | 0 | 0 | | | \bigwedge | \bigvee | | α | dd | 0010 |
| beq | 0 | 1 | | | | | | _ sı | db | 0110 |
| add | 1 | | 1 | O | 0 | 0 | 0 | 0 α | d | 0010 |
| sub | | | 1 | 0 | 0 | 0 | 1 | 0 st | db | 0110 |
| and | 7 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 aı | nd | 0000 |
| or | | | 1 | 0 | 0 | 1 | 0 | 1 0 | or | 0001 |
| slt | J | | 1 | 0 | t | 0 | ı | 0 s | Lt | OIII |