1. Pipelining Basics ub 0...0 000111111001 0001

i. 0x8df80000 # lw \$24, 0(\$15) #Inst.Addr = 0x100

IF/ID	
No Cont rol Sign al	
PC+4	9×104
OpCode	0×23
Rs	\$15
Rt	\$24
Rd	Х
Funct	×
Imm(16)	0

ID/EX	
MToR	ı
RegWr	ı
MemRd	-
MemWr	ø
Branch	ø
RegDst	ø
ALUsrc	i
ALUop	00
PC+4	0×104
RData1	11610
RData2	Χ
Rt	\$24
Rd	Х
lmm(32)	0

EX/MEM	
MToR	١
RegWr	l
MemRd	
MemWr	ø
Branch	46
BrcTgt	0x164
isZero?	ø
AluRes	11610 + 0
RData2	X \$24
DstRNum	\$24

MEM/WB	
MToR	ditte
RegWr	1
MemRes	Mem (11610 +0)
AluRes	116,0+0
DstRNum	\$24

ii. 0x1023000C # beq \$1, \$3, 12 #Inst.Addr = 0x100

No Cont Fol Sign al	IF/ID	
OpCode Ox4 Rs \$1 Rt \$3 Rd X Funct X	Cont rol Sign	
Rs \$1 Rt \$3 Rd X Funct X	PC+4	0×lo4
Rt \$3 Rd X Funct X	OpCode	0×4
Rd X Funct X		\$1
Funct X		\$3
Imm(16)		X
Imm(16) (2 to	000000000000000000000000000000000000000	χ
	lmm(16)	12 ₁₀

ID/EX	
MToR	X
RegWr	ø
MemRd	16
MemWr	ø
Branch	1
RegDst	Χ
ALUsrc	ø
ALUop	οl
PC+4	0×104
RData1	10210
RData2	10410
Rt	\$3
Rd	×
Imm(32)	1210

EX/MEM	
MToR	X
RegWr	ø
MemRd	ø
MemWr	þ
Branch	l
BrcTgt	Oxilo
isZero?	ø
AluRes	-210
RData2	10410
DstRNum	\$3

MEM/WB	
MToR	×
RegWr	ø
MemRes	X
AluRes	-2 ₁₀
DstRNum	\$3

iii. 0x0285c822 # sub \$25, \$20, \$5 #Inst.Addr = 0x100


IF/I	D
No Cont rOl Sign al	
PC+4	0×104
OpCode	0×0
Rs	\$20
Rt	\$5
Rd	\$ 25
Funct	0×22
Imm(16)	X

ID/E	X
MToR	ø
RegWr	Ì
MemRd	ø
MemWr	ø
Branch	þ
RegDst	l
ALUsrc	ø
ALUop	10
PC+4	0×104
RData1	1210
RData2	10610
Rt	\$5
Rd	\$25
Imm(32)	X

EX/MEM	
MToR	þ
RegWr	1
MemRd	ø
MemWr	ø
Branch	ø
BrcTgt	X
isZero?	ø
AluRes	15,0
RData2	10610
DstRNum	\$25

MEM/	MEM/WB	
MToR	ø	
RegWr	١	
MemRes	X	
AluRes	(5 ₁₀	
DstRNum	\$25	

2.	Pipeline	. Н	a zay		FULRA															
	•																			
(a).		ţ	2	3	4	5	6	7	8	9	10	H	12	13	14	lS	16	17	18	
	Lw	F	D	E	M (0)	W														
	addi		F		42	(D)	E		W											
	SM			F	(F	(F		(D)	10)E	Μ									
	addi						F	\F	XE	/ D	E	M (D)	W							
	sub									F	D	(g)	LD	E	M	W				
	bne										F	E	(F)	D ((D)	D	E	M	W	
	Lw																		F	
	Total	cycles	. : 18																	
		•																		
(P)		ţ	2_	3	4	S	6	7	8	9	lo	H	12	13	14	15	16	17	18	
	Lw	F	D	E	^	١.														
	addi		F	D	(0)	E,	М	W												
	SW			F	(F)	D	E	Μ	W											
	addi					F	D	E	M	W										
	sub						F	D	E,	M	W									
	bne							۴	D	JE.	М	W								
	lw											F	D	E	M	W				
	Total	cycles	: [١																



- 3. Data Forwarding Mechanism
- (a). Latch information
- (b). Datapath
- (c) Signal

