CS2100 - L13 - Caches (Direct Mapped) Week &

13.1 - Memory Hierarchy

13.2 - The Principle of Locality

13.3 - The Cache Principle

13.4 - Direct-Mapped Cache

13.5 - Cache Structure

13.6 - Memory Load Instructions

13.7 - Memory Store Instructions

- Write Policy - Write Miss Policy

Memory Hierarchy COST CPU Registers Very Small Very Expensive Cache (512 Bytes) (part of CPU) Very Expensive Small RAM (12 MB) (\$150/MB) Inexpensive Large Hard Disk (\$0.58/MB) (8 GB) Very Inexpensive Very Large Very Stown (2 TB) (\$0.0025/MB) Off-Line Storage (Tape Drives, **Potentially Huge** Least etc.) (PBs) Expensive SIZE [L13 - AY2021S1]

Principle of Locality

Program accesses only a small portion of the memory address space within a small time interval

Temporal locality

Time


If an item is referenced, it will tend to be referenced again soon

Spatial locality

If an item is referenced, nearby items will tend to be referenced soon

Cache Block/Line:

- Unit of transfer between memory and cache
- Block size is typically more than 1 word
 - e.g.: 16-byte block ≅ 4-word block
 - 32-byte block ≅ 8-word block



[L13 - AY2021S1]

Direct Mapped Cache: Mapping

Memory Address



Cache Block size = 2^N bytes

Memory Address



Cache Block size = 2^N bytes


Number of cache blocks = 2^{M}

Offset = N bits

Index = M bits

Tag = 32 - (N + M) bits

Direct Mapped Cache Structure




Along with a data block (line), cache contains:

- 1. Tag of the memory block
- 2. Valid bit indicating whether the cache line contains valid data

```
Cache hit :
( Valid[index] == TRUE ) AND
( Tag[ index ] == Tag[ memory address ] )
```

[L13 - AY2021S1]

Cache – **Load Instruction**: Summary Read address (RA) sent from processor → cache Read Miss Access memory In cache? block at RA [Tag Mismatch] OR [!Valid] Read Hit Allocate cache line [Tag Match] AND [Valid] Load into cache line Use Offset and Set Tag and Valid delivery data to bit (if needed) processor [L13 - AY2021S1]




- Write Policy

Changing Cache Content: Write Policy

- □ Cache and main memory are inconsistent
 - Modified data only in cache, not in memory!
- □ Solution 1: Write-through cache
 - Write data both to cache and to main memory
- □ Solution 2: Write-back cache
 - Only write to cache
 - Write to main memory only when cache block is replaced (evicted)

- [L13 - AY2021S1]

Write Through Cache



Problem:

Write will operate at the speed of main memory!

Solution:

- Put a write buffer between cache and main memory
 - Processor: writes data to cache + write buffer
 - Memory controller: write contents of the buffer to memory

Write Back Cache

Problem:

 Quite wasteful if we write back every evicted cache blocks

Solution:

- Add an additional bit (Dirty bit) to each cache block
- Write operation will change dirty bit to 1
 - Only cache block is updated, no write to memory
- When a cache block is replaced:
 - Only write back to memory if dirty bit is 1

L13 - AY2021S1

[L13 - AY2021S1]

- Write Miss Policy

Handling Cache Misses

- On a Read Miss:
 - Data loaded into cache and then load from there to register
- Write Miss option 1: Write allocate
 - Load the complete block into cache
 - Change only the required word in cache
 - Write to main memory depends on write policy
- Write Miss option 2: Write around
 - Do not load the block to cache
 - Write directly to main memory only

__ [L13 - AY2021S1]