

# CS2100 - L13 - Caches (Direct Mapped) Week 8

13.1 - Memory Hierarchy

13.2 - The Principle of Locality

13.3 - The Cache Principle

13.4 - Direct-Mapped Cache

13.5 - Cache Structure


13.6 - Memory Load Instructions

13.7 - Memory Store Instructions

- Write Policy
- Write Miss Policy

## 13.1 - Memory Hierarchy

# Memory Hierarchy



## 13.2 - The Principle of Locality

### Principle of Locality

Program accesses only a small portion of the memory address space within a small time interval



### Temporal locality

If an **item** is referenced, it will tend to be referenced again soon

### Spatial locality

If an item is referenced, **nearby items** will tend to be referenced soon

### 13.3 - The Cache Principle


#### ■ Cache Block/Line:

- Unit of transfer between memory and cache


#### ■ Block size is typically **more than 1 word**

- e.g.: 16-byte block  $\cong$  4-word block
- 32-byte block  $\cong$  8-word block

#### Preliminary: Cache Block/Line (2/2)



## Direct Mapped Cache: Mapping



Cache Block size =  $2^N$  bytes



Cache Block size =  $2^N$  bytes

Number of cache blocks =  $2^M$

**Offset = N bits**

**Index = M bits**

**Tag =  $32 - (N + M)$  bits**

# Direct Mapped Cache Structure

Valid	Tag	Data	Index
			00
			01
			10
			11

Cache


Along with a data block (line), cache contains:

1. **Tag** of the memory block
2. **Valid bit** indicating whether the cache line contains valid data

### Cache hit :


( **Valid**[index] == **TRUE** ) AND  
( **Tag**[ index ] == **Tag**[ memory address ] )

## Cache – **Load** Instruction: Summary



## 13.7 - Memory Store Instructions

### Cache – Store Instructions: Summary






## - Write Policy

### Changing Cache Content: **Write Policy**

- ❑ Cache and main memory are inconsistent
  - Modified data only in cache, not in memory!
- ❑ **Solution 1: Write-through** cache
  - Write data both to cache and to main memory
- ❑ **Solution 2: Write-back** cache
  - Only write to cache
  - Write to main memory only when cache block is replaced (evicted)

[ L13 - AY2021S1 ]

### Write Through Cache



- **Problem:**
  - ❑ Write will operate at the speed of main memory!
- **Solution:**
  - ❑ Put a write buffer between cache and main memory
    - Processor: writes data to cache + write buffer
    - Memory controller: write contents of the buffer to memory

[ L13 - AY2021S1 ]

### Write Back Cache

- **Problem:**
  - ❑ Quite wasteful if we write back every evicted cache blocks
- **Solution:**
  - ❑ Add an additional bit (**Dirty bit**) to each cache block
  - ❑ Write operation will change dirty bit to 1
    - Only cache block is updated, no write to memory
  - ❑ When a cache block is replaced:
    - Only write back to memory if dirty bit is 1

[ L13 - AY2021S1 ]

## - Write Miss Policy

### Handling Cache Misses

- On a **Read Miss**:
  - ❑ Data loaded into cache and then load from there to register
- Write Miss option 1: **Write allocate**
  - ❑ Load the complete block into cache
  - ❑ Change only the required word in cache
  - ❑ Write to main memory depends on write policy
- Write Miss option 2: **Write around**
  - ❑ Do not load the block to cache
  - ❑ Write directly to **main memory only**