

ECE411 MP3

April 29th Spring 2017

Group2

Eric Johnson

erjohns3

Ben LeVine

bslevin2

John Pickar

pickar2

Design Features

- Four-way Set Associative L2 Cache
- Hardware Prefetching (Basic – icache)
- Memory Stage Leapfrogging

Quantitative Analysis

- Data Analysis


122.91 MHz (8.137 ns)

122.74 MHz (8.148 ns)

114.76 MHz (8.714 ns)

121.17 MHz (8.253 ns)

Advanced Feature Performance



- Performance Considerations

- Critical Paths

Looking Back

- Greater focus on clock speed
- Early design choices taking into consideration future advanced features into account