ECE411 MP3

April 29th Spring 2017

Group2

Eric Johnson	erjohns3
Ben LeVine	bslevin2
John Pickar	pickar2

Design Features

- Four-way Set Associative L2 Cache
- Hardware Prefetching (Basic – icache)
- Memory Stage Leapfrogging

Quantitative Analysis

- Data Analysis



	mp3-final adj	comp_1 adj	comp_2 adj	comp_3 adj	Score
Default	691969	1017460	593654	5166081	1461293
Memory Skip	689922	1015651	593719	5173237	1461154
Arb - EWB - L2 + MS	737880	1086250	634725	5533209	1562539
L1 Prefetch + MS	701214	1029133	1205976	5240332	1866622

122.91 MHz (8.137 ns)

122.74 MHz (8.148 ns)

114.76 MHz (8.714 ns)

121.17 MHz (8.253 ns)

- Performance Considerations
  - Critical Paths

Looking Back

- Greater focus on clock speed

- Early design choices taking into consideration future advanced features into account