EHB436E

DIGITAL SYSTEM DESIGN APPLICATIONS


Muhammed Erkmen 040170049

32-BIT CONDITIONAL SUM ADDER

PROJECT-1 REPORT

Conditional Sum Adder:

Idea of conditional sum adder is, calculating every possible carry and sum outputs for each one of 2-bits, then operating a selection with the previous bits' output.



First step is calculating every possible outputs for every 2-bit addition. To implement this operation, we use full adders. After that, for example for the x3 and y3 addition, we need to select which carry will come, so we use 2 multiplexers and give to these multiplexers as a selection bit x2 and y2 output carry. Then, we'll need to select which carry will come to x2 and y2 adding operation. And that is the third multiplexer's selection input is x1 and y1 adding operation's carry out which selected by x0 and y0.

My designing steps:

So i designed this 32-bit conditional sum adder, first i designed an 8-bit conditional sum adder. If i designed it just 32-bit conditional without parsing the process, i would need more multiplexers. Because first 8 bit stage has 7 multiplexers, but if i designed it with connecting more than 8 bits, i would need more than 7*4=28 multiplexers to give output. This design has less utilization, also i think the same amount of delay because if it was 32 bit connected, the next stage of 3 already needs to wait first 8 bits cout. So I think this design is better.

First stage is calculating the every possible output available, i did that by using full adders.

I put 2*k'th bits outputs to the muxes, then i selected the value i will need with k'th bits couts and added kth bits sum to the selected sum.

I did same thing in 3rd stage mux too. So i get 8 bit sum and 1 bit carry out.

After that I used 4 8-bit conditional sum adder by connected. Then connected the previous carry out to the next one. Included their sum values in a 32 bit wire respectively. And carry out of 4th conditional sum adder is the carry out of the system. But because of i am designing this signed, this carry out has no meanings i guess.

Adding overflow output is kind of changing the design. Because overflow output equals to last 2 carry's xor result. But in our design 2nd last carry comes from selections and its source is too above of the circuit.

Because of that reason i made this part behavioral, not structural.

```
always @(*) begin
if( (x+y > 2147483646) || (x+y<-2147483647))
v<=1;
else
v<=0;
end
```

Preparing a testbench:

I designed a testbench with 100 random binary pairs by using \$readmemb() function in testbench. I get random binary numbers from: https://www.browserling.com/tools/random-bin. I can write a python or c code or try to use \$random command in verilog testbench, but this would cost more time than using this website. But in assignment files a python file is needed so i created a python function to create binary numbers too.

Python Code:


```
import random

def randombinary(b):
    reg = ""
    for i in range(b):
        temp = str(random.randint(0, 1))
        reg += temp
    return(reg)

file = open("output.txt","w")

# Driver Code
n = 32
for i in range(100):
    randombinarynumber = randombinary(n)
    file.write(randombinarynumber + "\n")
    print(randombinarynumber)
```

After getting these numbers, made copy-paste to .txt files named xin,yin. Then added these files to simulation sources in Vivado.




I read these datas and assigned values to [31:0] x [0:99] and [31:0] y [0:99] signed registers.

```
initial $readmemb("xin.txt",x);
initial $readmemb("yin.txt",y);
```

Just initial statements are left. I set a CALCULATOR register which gives directly x+y+cin value in testbench. In every for loop, x and y values goes to my top module and calculator calculates the true result. Then an if block controls that is the output of module (sumout) equal to CALCULATOR value. If these values are equal, there will be a line in TCL console as: x: xvalue, y: yvalue, result: sumout


```
for (i=0;i<=99;i=i+1)
begin
    xwire = x[i];
    ywire = y[i];
    CALCULATOR = x[i]+y[i]+cin;
    #5;
    if(CALCULATOR == sumout)
    $\display ("x:\%d , y: \%d, result: \%d", xwire, ywire, sumout);
    else
    $\display("operation is wrong");
    #5;
end
end</pre>
```


Waveform outputs:





		420.000 ns													
Name			430.000 ns				470.000 ns	480.000 ns	490.000 ns			520.000 ns			550.000 ns
> 16 x[0:99][31:0]			204,e85c740c,b					9dc,51cbeb25,0	788545b,de6855						
> 😽 y[0:99][31:0]	30dd4bdb	30dd4bdb,06427	78e,c717f218,59	9d5c239,efc6bfh	2,ec57ee92,9ab	6dd18,379c0db9	,f3fbb437,82b4b	fbf,f09df09a,2	llc4e34,d2f9b4	25,30140343,eb	Lb8a6d,a5563696	6,5ac33cbb,9cae	61a1,7db7f738,	e5bed9dc,415262	0f,912291a4,
> 💗 xwire[31:0]	-4377311	-437731184	-792575163	72426115	-1954640797	-1236525362	1372480424	-1400514899	1771139282	2038929589	1318204256	-2141962064	-85109732	1867245630	1101150288
> 💖 ywire[31:0]	25086172	250861721	1003949425	1997640765	-1044356780	-865788992	1344526217	138339922	-911082534	-1973819714	702557206	1652540703	2101272130	995732274	-688061199
1⊌ cin	0														
18 cout_out	0														
> 💖 sumout[31:0]	-18686941	-186869463	211374262	2070066880	1295969719	-2102314354	-1577960655	-1262174977	860056748	65109875	2020761462	-489421361	2016162398	-1431989392	413089089
> W CALCUL[31:0]	-18686941	-186869463	211374262	2070066880	1295969719	-2102314354	-1577960655	-1262174977	860056748	65109875	2020761462	-489421361	2016162398	-1431989392	413089089
> 😽 i[31:0]	42	42	43	44	45	46	47	48	49	50	51	52	53	54	5.5






		840.000 ns													
Name	Value		850.000 ns												970.000 ns
> 16 x[0:99][31:0]	a63394fa,														4c,f6766719,
> 16 y[0:99][31:0]	30dd4bdb	30dd4bdb,06427	78e,c717f218,59	d5c239,efc6bfb	2,ec57ee92,9ab	6dd18,379c0db9	,f3fbb437,82b4b	fbf,f09df09a,2	llc4e34,d2f9b4	25,30140343,eb	.b8a6d,a5563696	,5ac33cbb,9cae	61a1,7db7f738,	e5bed9dc,41526	0f,912291a4,
> 161 xwire[31:0]	76125778	761257782	1304567506	-1836893933	-1524291877	1745473764	480491974	695483409	1067899576	-1195318132	682259773	2144831951	656714549	1284483389	-1824072786
> 16 ywire[31:0]	75241459	752414598	-193117509	-810156867	1480284511	789380441	373997082	1703746120	2005626242	37489133	-152740033	-507961065	1221078900	-562578979	-207129928
14 cin	0														
14 cout_out	0														
> 168 sumout(31:0)	15136723	1513672380	1111449997	1647916496	-44007366	-1760113091	854489056	-1895737767	-1221441478	-1157828999	529519740	1636870886	1877793449	721904410	-2031202714
> 16 CALCUL[31:0]	15136723	1513672380	1111449997	1647916496	-44007366	-1760113091	854489056	-1895737767	-1221441478	-1157828999	529519740	1636870886	1877793449	721904410	-2031202714
> 16 1[31:0]	84	84	85	86	87	88	89	90	91	92	93	94	95	96	97
T.															

															1,000.000 ns
Name	Value		870.000 ns				910.000 ns				950.000 ns		970.000 ns		990.000 ns
> 💗 x[0:99][31:0]	a63394fa,	a63394fa,0	5489204,e85c74	Oc,bcbe65c4,b6	:4clle,1291119a	,4bb58dc5,a272	b3c6,b7579c6a,	3a2f59dc,51cbel	25,0788545b,de	6855c7,fa8ccc9	1,1d3647d5,cef	f522d,c567cc7b	,135e4e05,f8015	0e8,defb527e,a	Sa6e94c,167
> 😽 y[0:99][31:0]	30dd4bdb	30dd4bdb,0	642778e,c717f2	18,59d5c239,ef	c6bfb2,ec57ee92	,9ab6dd18,379c	0db9,f3fbb437,	82b4bfbf,f09df0	9a,211c4e34,d2	f9b425,3014034	3,eb1b8a6d,a55	63696,5ac33cbb	,9cae6lal,7db7f	738,e5bed9dc,4	152620f,912
> 💗 xwire[31:0]	14378006	-18368	-1524291877	1745473764	480491974	695483409	1067899576	-1195318132	682259773	2144831951	656714549	1284483389	-1824072786	-1834439343	1437800693
> 16 ywire[31:0]	18859577	-81015	1480284511	789380441	373997082	1703746120	2005626242	37489133	-152740033	-507961065	1221078900	-562578979	-207129928	-1406127737	188595779
¼ cin	0														
1 cout_out	0														
> 🖾 sumout[31:0]	16263964	164791	-44007366	-1760113091	854489056	-1895737767	-1221441478	-1157828999	529519740	1636870886	1877793449	721904410	-2031202714	1054400216	1626396472
> W CALCUL[31:0]	16263964	164791	-44007366	-1760113091	854489056	-1895737767	-1221441478	-1157828999	529519740	1636870886	1877793449	721904410	-2031202714	1054400216	1626396472
> 😽 i[31:0]	100	86	87	X 88)	89	90	91	92	93	94	95	96	97	98	99


TCL Console output when simulation applied:




I writed these outputs to a txt file too.

Implementation Reports:


So i put top of my module (* DONT_TOUCH = "TRUE" *) statement then i started implementation RTL Schematic:






.

Technology Schematic:



Utilization Report:

Resource	Utilization	Available	Utilization %
LUT	59	32600	0.18
Ю	98	210	46.67




59 LUT used in this design

Timing Report:

Q Combinational Delays From Max Process Min Min Proces To Port Port Corner Delay Corner sumout[28] 18.519 SLOW 6.894 FAST sumout[28] 18.366 SLOW 6.857 FAST sumout[29] 18.270 SLOW 6.793 FAST sumout[28] 18.175 SLOW 6.559 FAST sumout[29] 18.117 SLOW 6.756 FAST sumout[31] 18.001 SLOW 6.719 FAST sumout[28] 6.474 FAST 17.950 SLOW sumout[29] 17.926 SLOW 6.458 FAST sumout[30] 17.895 SLOW 6.675 FAST sumout[28] 17.888 SLOW 6.328 FAST sumout[31] 17.848 SLOW 6.682 FAST sumout[30] 17.743 SLOW 6.637 FAST sumout[29] 17.701 SLOW 6.373 FAST sumout[31] 17.657 SLOW 6.384 FAST sumout[28] 17.655 SLOW 6.229 FAST sumout[29] 17.639 SLOW 6.227 FAST sumout[30] 17.552 SLOW 6.340 FAST cin sumout[28] 17.524 SLOW 6.523 FAST sumout[31] 6.299 FAST 17.432 SLOW 6.484 .FAST.....

So maximum delay is 18.519 nanosecond. That means our period must be bigger than 18.519 nS. Lets assume it 18.52 nS, maximum clock frequency is 1/((18.52)*(10e-9)) almost 54 MHz.

Power Report:



Average power consumption for Leaf Cells is 23.251/185 = 0.125 watt Average power consumption for LUTs is 23,251/59 = 0.394 watt

HR

HR

LVCMOS18

LVCMOS18

LVCMOS18

LVCMOS18

20.403 W (86% of total) 🐧 sumout


cout
 cout

□ cin

0.485 W (2% of total)

> 0.128 W (1% of total)

> 0.128 W (1% of total)



12.000

12.000

N/A

N/A

32

32

32

0 No

0 No

0 No

0 No

No

No

No

No

No

NONE

RTT_NONE

RTT_NONE

RTT_NONE

Off

Off

Off

Source Codes:

Full Adder:

```
module HA (
input x,
input y,
output cout,
output sum
assign sum = ((~x) \& \& y) | | (x \& \& (~y));
assign cout = x&&y;
endmodule
//----
module FA (
input x,
input y,
input cin,
output cout,
output sum);
wire sum1;
wire cout1;
wire sum2;
wire cout2;
HA HA1 (.x(x),.y(y),.sum(sum1),.cout(cout1));
HA HA2 (.x(sum1),.y(cin),.sum(sum2),.cout(cout2));
assign sum = sum2;
assign cout = cout2 || cout1;
endmodule
```

Level1 Mux:

```
module level1MUX(
input [3:0] D,
input S,
output reg selected_sum,
output reg selected cout
always @(S,D) begin
case(S)
   1'b0:
    begin
    selected sum<= D[0];</pre>
    selected cout<= D[1];</pre>
    end
    1'b1:
    begin
    selected sum <= D[2];</pre>
    selected cout <= D[3];</pre>
    end
endcase
end
endmodule
```

Level2 Mux:

```
// -----
module level2MUX(
input [5:0] D,
input S,
output reg [1:0] selectedsum,
output reg selectedcout
   );
always @(S,D) begin
case(S)
   1'b1 :
   begin
   selectedsum<= D[1:0];</pre>
    selectedcout<= D[2];</pre>
   end
    1'b0:
   begin
    selectedsum <= D[4:3];</pre>
    selectedcout<= D[5];</pre>
endcase
end
endmodule
```

Level3 Mux:

```
`timescale 1ns / 1ps
module level3MUX(
input [9:0] D,
input S,
output reg [3:0] selectedsum,
output reg selectedcout
    );
always @(S,D) begin
case(S)
    1'b1:
    begin
    selectedsum<= D[3:0];</pre>
    selectedcout<= D[4];</pre>
    end
    1'b0:
    begin
    selectedsum <= D[8:5];</pre>
    selectedcout<= D[9];</pre>
    end
endcase
end
endmodule
```

8-bit Conditional Sum Adder:

```
module conditional sum adder (
    input [7:0] x,
    input [7:0] y,
    input cin,
    output [7:0] sumout,
    output cout out
wire s0,s1;
genvar i;
wire firstselect;
wire [1:0] muxselects 1 [2:0];
wire [1:0] mastersums 1 [2:0];
wire [3:0] muxinputs \overline{1} [2:0];
wire [1:0] cselection 1 [7:1];
wire [1:0] sumwilladd 1 [7:1];
wire [1:0] cout [7:1];
wire [1:0] sum [7:1];
// LEVEL 1
FA fa0 (.x(x[0]),.y(y[0]),.cin(cin),.cout(c1),.sum(s0));
FA fal 0 (.x(x[1]),.y(y[1]),.cin(0),.cout(cout[1][0]),.sum(sum[1][0]));
FA fal 1 (.x(x[1]),.y(y[1]),.cin(1),.cout(cout[1][1]),.sum(sum[1][1]));
FA fa2 0
(.x(x[2]),.y(y[2]),.cin(0),.cout(cselection 1[2][0]),.sum(sumwilladd 1[2][0])
));
FA fa2 1
(.x(x[2]),.y(y[2]),.cin(1),.cout(cselection 1[2][1]),.sum(sumwilladd 1[2][1])
));
FA fa3 0 (.x(x[3]),.y(y[3]),.cin(0),.cout(cout[3][0]),.sum(sum[3][0]));
FA fa3_1 (.x(x[3]),.y(y[3]),.cin(1),.cout(cout[3][1]),.sum(sum[3][1]));
FA fa4 0
(.x(x[4]),.y(y[4]),.cin(0),.cout(cselection 1[4][0]),.sum(sumwilladd 1[4][0])
));
FA fa4 1
(.x(x[4]),.y(y[4]),.cin(1),.cout(cselection 1[4][1]),.sum(sumwilladd 1[4][1])
));
FA fa5 0 (.x(x[5]),.y(y[5]),.cin(0),.cout(cout[5][0]),.sum(sum[5][0]));
FA fa5 1 (.x(x[5]),.y(y[5]),.cin(1),.cout(cout[5][1]),.sum(sum[5][1]));
(.x(x[6]),.y(y[6]),.cin(0),.cout(cselection 1[6][0]),.sum(sumwilladd 1[6][0])
));
FA fa6 1
(.x(x[6]),.y(y[6]),.cin(1),.cout(cselection 1[6][1]),.sum(sumwilladd 1[6][1])
));
FA fa7 0 (.x(x[7]),.y(y[7]),.cin(0),.cout(cout[7][0]),.sum(sum[7][0]));
FA fa<sup>7</sup> 1 (.x(x[7]),.y(y[7]),.cin(1),.cout(cout[7][1]),.sum(sum[7][1]));
wire [3:0] mux0 in = {cout[1][1],sum[1][1],cout[1][0],sum[1][0]};
wire [3:0] mux1 in = {cout[3][1],sum[3][1],cout[3][0],sum[3][0]};
wire [3:0] mux2 in = {cout[3][1],sum[3][1],cout[3][0],sum[3][0]};
wire [3:0] mux3 in = {cout[5][1],sum[5][1],cout[5][0],sum[5][0]};
wire [3:0] mux4 in = {cout[5][1],sum[5][1],cout[5][0],sum[5][0]};
wire [3:0] mux5 in = {cout[7][1],sum[7][1],cout[7][0],sum[7][0]};
wire [3:0] mux6 in = {cout[7][1],sum[7][1],cout[7][0],sum[7][0]};
wire [1:0] selsum [7:1];
wire [1:0] selcout [7:1];
level1MUX M0 (.D(mux0 in),.S(c1),.selected sum(s1),.selected cout(c2));
```

```
level1MUX M1
(.D(mux1 in),.S(cselection_1[2][0]),.selected_sum(selsum[3][0]),.selected_co
ut(selcout[3][0]));
level1MUX M2
(.D(mux2 in),.S(cselection 1[2][1]),.selected sum(selsum[3][1]),.selected co
ut(selcout[3][1]));
level1MUX M3
(.D(mux3 in),.S(cselection 1[4][0]),.selected sum(selsum[5][0]),.selected co
ut(selcout[5][0]));
level1MUX M4
(.D(mux4 in),.S(cselection 1[4][1]),.selected sum(selsum[\frac{5}{2}][\frac{1}{2}]),.selected co
ut(selcout[5][1]));
level1MUX M5
(.D(mux5 in),.S(cselection 1[6][0]),.selected sum(selsum[7][0]),.selected co
ut(selcout[7][0]));
level1MUX M6
(.D(mux6 in),.S(cselection 1[6][1]),.selected sum(selsum[7][1]),.selected co
ut(selcout[7][1]));
wire [5:0] mux0 2 in =
{selcout[3][0],selsum[3][0],sumwilladd 1[2][0],selcout[3][1],selsum[3][1],su
mwilladd_1[2][1]};
wire [5:0] mux1 2 in =
\{selcout[7][0], selsum[7][0], sumwilladd 1[6][0], selcout[7][1], selsum[7][1], sumwilladd 1[6][0], selcout[7][1], selsum[7][1], sumwilladd 1[6][0], selcout[7][1], selsum[7][1], selsu
mwilladd 1[6][1]);
wire [5:0] mux2 2 in =
{selcout[7][0], selsum[7][0], sumwilladd 1[6][0], selcout[7][1], selsum[7][1], su
mwilladd 1[6][1]);
wire [1:0] s2;
wire c3;
wire [1:0] mux2sumoutput0,mux2sumoutput1;
wire mux2cout0,mux2cout1;
level2MUX M20 (.D(mux0 2 in),.S(c2),.selectedsum(s2),.selectedcout(c3));
level2MUX M21 0
(.D(mux1 2 in),.S(selcout[5][0]),.selectedsum(mux2sumoutput0),.selectedcout(
mux2cout0));
level2MUX M21 1
(.D(mux2 2 in),.S(selcout[5][1]),.selectedsum(mux2sumoutput1),.selectedcout(
mux2cout1));
wire [9:0] mux3inputs =
{mux2cout0,mux2sumoutput0,selsum[5][0],sumwilladd 1[4][0],mux2cout1,mux2sumo
utput1, selsum[5][1], sumwilladd 1[4][1]);
wire clast;
wire [3:0] lastsum;
level3MUX LASTMUX
(.D(mux3inputs),.S(c3),.selectedsum(lastsum),.selectedcout(cout out));
assign sumout = {lastsum,s2,s1,s0};
endmodule
```

32-bit Conditional Sum Adder TOP Module:

```
`timescale 1ns / 1ps
(* DONT TOUCH = "TRUE" *)
module project1 top(
        input signed [31:0] x,
        input signed [31:0] y,
        input cin,
        output [31:0] sumout,
        output cout,
        output reg v
    );
wire [7:0] sum1, sum2, sum3, sum4;
conditional sum adder FIRST8
(.x(x[7:0]),.y(y[7:0]),.cin(cin),.sumout(sum1),.cout_out(co1));
conditional_sum_adder SECOND8
(x(x[15:8]), y(y[15:8]), cin(co1), sumout(sum2), cout_out(co2));
conditional sum adder THIRD8
(.x(x[23:16]), .y(y[23:16]), .cin(co2), .sumout(sum3), .cout out(co3));
conditional sum adder FOURTH8
(.x(x[31:24]), .y(y[31:24]), .cin(co3), .sumout(sum4), .cout out(cout));
assign sumout = {sum4,sum3,sum2,sum1};
always @(*) begin
if( (x+y > 2147483646) || (x+y<-2147483647))
v \le 1;
else
v<=0;
end
endmodule
```

Work package of this report:

Research	Muhammed Erkmen
Understanding	Muhammed Erkmen
Design	Muhammed Erkmen
Code	Muhammed Erkmen
Test	Muhammed Erkmen
Report	Muhammed Erkmen