# **EHB436E**

## DIGITAL SYSTEM DESIGN APPLICATIONS


# Muhammed Erkmen 040170049

**EXPERIMENT-7 REPORT** 


## 1) Structural Multiplier - Unsigned

In this part, i designed a structural multiplier with another technic other than experiment sheet. Because in the experiment sheet, multiply operator is used to get rid of shifters. But if we are able to use multiply operator, we can design our multiplier by just writing result = A\*X. So I used my parametric ripple carry adders and assigned binary 0s to results to get rid of shifting. I explained what i did below.

This is what happens when we multiply 2-8 binary numbers.



Added 1'b0 to result 1's MSB and result 2's LSB to make calculations clear. (Shifted but without always and without \* ). So the result will be come 9 bit. So in everystep, we'll need another sized result wire to calculation. With different size wires, we are sure about we'll never get X.




I used this method for adding calculations, because when we add more than 3 bits, it is impossible to know cout with just a wire by using full and half adders.

Let me show the next step:

			resı	ılt f	rst2	)	9	8	7	6	5	4	3	2	1	0
			re	sult	3		7	6	5	4	3	2	1	0		
		re	sult	4		7	6	5	4	3	2	1	0			
	re	sult	5		7	6	5	4	3	2	1	0				
re	sult	6	'	7	6	5	4	3	2	1	0					
resul	t 7		7	6	5	4	3	2	1	0						
result 8		7	6	5	4	3	2	1	0	ı						
	$\oplus$	<del>_</del> _				_						_				
RESULT	16	15	14	13	12	11	10	9	7	6	5	4	3	2	1	0

Now i need to make result 3's size 9 10 bit and need 11 bit result wire. That is how the process goes on and on.



That will go through to result first7.

Adding result\_first7 with 8th result will give us 16 bit result.

To get results, i used AND gate between every bit of X and every bit of A. So with doing that, i didn't use any \* operator in anywhere in my code and made it configurable easily by adding new result wires and new parametric RCA.

#### Source Code:

```
timescale 1ns / 1ps
module MULTS (
          input [7:0] A,
          input [7:0] X,
          output [15:0] result
          );
wire [8:0] first_row;
wire [8:0] second row;
wire [9:0] result first2;
wire [9:0] third row;
wire [10:0] result_first3;
wire [10:0] fourth_row;
wire [11:0] result first4;
wire [11:0] fifth row;
wire [12:0] result first5;
wire [12:0] sixth_row;
wire [13:0] result_first6;
wire [13:0] sevent\overline{h} row;
wire [14:0] result \overline{f}irst7;
wire [14:0] eighth row;
 \textbf{assign} \  \, \text{first row} = \{ 1 \text{ b0}, \text{X}[0] \text{ &A}[7], \text{X}[0] \text{ &A}[6], \text{X}[0] \text{ &A}[5], \text{X}[0] \text{ &A}[4], \text{X}[0] \text{ &A}[3], \text{X}[0] \text{ &A}[2], \text{X}[0] \text{ &A}[1], \text{X}[0] \text{ &A}[0] \}; 
assign second_row = {X[1]&A[7],X[1]&A[6],X[1]&A[5],X[1]&A[4],X[1]&A[3],X[1]&A[2],X[1]&A[1],X[1]&A[0],1'b0};
assign third_row = {X[2]&A[7],X[2]&A[6],X[2]&A[5],X[2]&A[4],X[2]&A[3],X[2]&A[2],X[2]&A[1],X[2]&A[0],2'd0};
assign fourth row = \{X[3] \&A[7], X[3] \&A[6], X[3] \&A[5], X[3] \&A[4], X[3] \&A[3], X[3] \&A[2], X[3] \&A[1], X[3] \&A[0], 3'd0\};
assign fifth row = {X[4]&A[7],X[4]&A[6],X[4]&A[5],X[4]&A[4],X[4]&A[3],X[4]&A[2],X[4]&A[1],X[4]&A[0],4'd0};
assign sixth row = {X[5]&A[7],X[5]&A[6],X[5]&A[5],X[5]&A[4],X[5]&A[3],X[5]&A[2],X[5]&A[1],X[5]&A[0],5'd0};
 \textbf{assign} \  \, \textbf{seventh\_row} = \{\textbf{X[6]&A[7]}, \textbf{X[6]&A[6]}, \textbf{X[6]&A[5]}, \textbf{X[6]&A[4]}, \textbf{X[6]&A[3]}, \textbf{X[6]&A[2]}, \textbf{X[6]&A[1]}, \textbf{X[6]&A[0]}, \textbf{6'd0}\}; \\ \textbf{assign} \  \, \textbf{seventh\_row} = \{\textbf{X[6]&A[7]}, \textbf{X[6]&A[6]}, \textbf{X[6]&A[6]}, \textbf{X[6]&A[6]}, \textbf{X[6]&A[6]}, \textbf{X[6]}, \textbf
assign result[0] = first row[0];
parametric RCA #(9) RCA1
(.x(first_row),.y(second_row),.cin(1'b0),.cout(result_first2[9]),.sum(result_first2[8:0]));
parametric_RCA #(10) RCA2
(.x(result\_first2),.y(third\_row),.cin(1'b0),.cout(result\_first3[10]),.sum(result\_first3[9:0]));
parametric RCA #(11) RCA3
(.x(result first3),.y(fourth_row),.cin(1'b0),.cout(result_first4[11]),.sum(result_first4[10:0]));
parametric_RCA #(12) RCA4
(.x(result first4),.y(fifth row),.cin(1'b0),.cout(result first5[12]),.sum(result first5[11:0]));
parametric RCA #(13) RCA5
 (.x(result\_first5),.y(sixth\_row),.cin(1'b0),.cout(result\_first6[13]),.sum(result\_first6[12:0])); \\
parametric_RCA #(14) RCA6
 (.x(result_first6),.y(seventh_row),.cin(1'b0),.cout(result_first7[14]),.sum(result_first7[13:0]));
parametric RCA #(15) RCA7
(.x(result first7),.y(eighth row),.cin(1'b0),.cout(result[15]),.sum(result[14:0]));
```


#### Old Parametric RCA Code:

```
`timescale 1ns / 1ps
module parametric RCA
#(parameter SIZE = 9)(
input [(SIZE-1):0] x,
input [(SIZE-1):0] y,
input cin,
output cout,
output [(SIZE-1):0] sum);
genvar i;
wire [(SIZE-1):0] cout inside;
assign cout = cout inside[SIZE-1];
generate
for (i=0;i<SIZE;i=i+1)</pre>
   begin
    if(i==0)
    FA u0 (.x(x[i]),.y(y[i]),.cin(cin),.sum(sum[i]),.cout(cout inside[i]));
    FA u1 (.x(x[i]),.y(y[i]),.cin(cout inside[i-
1]),.sum(sum[i]),.cout(cout inside[i]);
    end
endgenerate
endmodule
module HA (
input x,
input y,
output cout,
output sum
);
assign sum = ((~x) \& \& y) | | (x \& \& (~y));
assign cout = x&&y;
endmodule
module FA (
input x,
input y,
input cin,
output cout,
output sum);
wire sum1;
wire cout1;
wire sum2;
wire cout2;
HA HA1 (.x(x),.y(y),.sum(sum1),.cout(cout1));
HA HA2 (.x(sum1),.y(cin),.sum(sum2),.cout(cout2));
assign sum = sum2;
assign cout = cout2 || cout1;
endmodule
```

#### Testbench Code:

```
timescale 1ns / 1ps
module MULTS tb;
reg [7:0] A;
reg [7:0] X;
reg[15:0] real result;
wire [15:0] result;
MULTS dut (.A(A),.X(X),.result(result));
integer i;
initial begin
#10;
for (i=0;i<=20;i=i+1)</pre>
    begin
        A=10*i;
        X=7*i;
        #10;
        real result = A*X;
        #10;
        if(A*X == result)
        $display("%d * %d = %d ",A,X,real result,"and result is %d ",result);
        $display("Operation is wrong");
    end
end
endmodule
```

#### **Behavioral Simulation Results:**



As we can see, every one of results that multiplication operation gives is true.

#### **TCL Console Output:**

```
relaunch_sim

Command: launch_simulation -step compile -simset sim_1 -mode behavioral

INFO: [Vivado 12-12493] Simulation top is 'MOLTS_tb'

unowTHM:: Vivado 12-13340] Unable to auto find GCC executables from sim
      INFO: [Vivado 12-1287] Sammation tow as "new_w"

KARRING: [Vivado 12-1387] Compiled library path does not exist: "

KARRING: [Vivado 12-1387] Compiled library path does not exist: "

KARRING: [Vivado 12-1387] Compiled library path does not exist: "

KARRING: [Vivado 12-1387] Compiled library path does not exist: "

INFO: [Uivado 12-1387] Similation behaviors a simulation in "C:Uovers/Progy/Desktop/SSTU_WEEKT/structural_multiplier/structural_multiplier.sim/sim_l/behav/xsim'

INFO: [Uiva-KSI=-2] XSimi:Compile design

INFO: [Uiva-KSI=-2] XSimi:Compile and XMALTET step in "C:Uovers/Progy/Desktop/SSTU_WEEKT/structural_multiplier/structural_multiplier.sim/sim_l/behav/xsim'

"Avolor—incr—relax= pry MUITG. by_100.ps?"

INFO: [Uiva-KSI=-6] ! Compile" step finished in '2' seconds

Command: launch, simulation—step elaborate—simules sim_l - mode behavioral

INFO: [Vivado 12-12893] Simulation top is 'MUITG_tb'

LANNING: [Vivado 12-13840] Simulation top is 'MUITG_tb'

LANNING: [Vivado 12-13840] Tobale to suce find GOC executables from simulator install path| (path not set)

LANNING: [Vivado 12-13277] Compiled library path does not exist: ''

LANNING: [Vivado 12-13277] Compiled library path does not exist: ''

LANNING: [Vivado 12-13277] Compiled library path does not exist: ''

LANNING: [Vivado 12-13277] Compiled library path does not exist: ''
  and (Vivado 12-1244) Similation top is MDITS (b)

RABBING (Vivado 12-1244) Similation top is MDITS (b)

RABBING (Vivado 12-1244) Similation top is MDITS (b)

RABBING (Vivado 12-1244) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists

RABBING (VIVADO Vivado 2014) Manage to successive soft exists


RABBING
             70 * 49 = 3430 and result is 3430
           80 * 56 = 4480 and result is 4480
            90 * 63 = 5670 and result is 5670
          100 * 70 = 7000 and result is 7000
         110 * 77 = 8470 and result is 8470
         120 * 84 = 10080 and result is 10080
        130 * 91 = 11830 and result is 11830
         140 * 98 = 13720 and result is 13720
        150 * 105 = 15750 and result is 15750
         160 * 112 = 17920 and result is 17920
        170 * 119 = 20230 and result is 20230
        180 * 126 = 22680 and result is 22680
         190 * 133 = 25270 and result is 25270
         200 * 140 = 28000 and result is 28000
relaunch_sim: Time (s): cpu = 00:00:01; elapsed = 00:00:06 . Memory (MB): peak = 1209.250; gain = 0.000
```

In my testbench, i compare my result output with another A\*X register in testbench which works as a calculator. And if they are equal, i print the values. Else i print the operation is wrong. As we can see there is nothing wrong, everything works excatly.

## 1) Structural Multiplier – Unsigned (by using method in sheet)

This is what sheet wants me to.

Sheet tells that sum6 should goes to result but we should make sum7 to go result for getting true results. Altough, we should make last SUM7 16 bit.



First, i coded 16 bit CLA module. Than i did these calculations and assigned them to PP variables.

$$PP0 = x_0 * A * 2^0$$

$$PP1 = x_1 * A * 2^1$$

$$PP2 = x_2 * A * 2^2$$

$$PP3 = x_3 * A * 2^3$$

$$PP4 = x_4 * A * 2^4$$

$$PP5 = x_5 * A * 2^5$$

$$PP6 = x_6 * A * 2^6$$

$$PP7 = x_7 * A * 2^7$$

#### 16-bit CLA module:

```
timescale 1ns / 1ps
module CLA(
input [15:0] x,
input [15:0] y,
input cin,
output cout,
output [15:0] sum
                       );
// P = x^y
// G = x&y
// Digital Design book expressions:
// Si = Pi ^^ Ci
// Ci+1 = Gi + PiCi
// C1 = G0 + P0Cin
// C2 = G1 + P1(G0+P0Cin)
// C3 = G2 + P2(G1+(P1(G0+P0Cin)))
// C4 = G3 + P3(G2 + P2(G1+(P1(G0+P0Cin)))
wire [15:0] p,q,c;
assign p = x^y;
assign g = x&y;
assign c[0] = cin;
assign c[1] = g[0] | (p[0] & cin);
assign c[2] = g[1] | (p[1]&(g[0] | (p[0]&cin)));
assign c[3] = g[2] | (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin)))));
assign c[4] = g[3] | (p[3]& (g[2] | (p[2]&(g[1] | (p[1]&(g[0] | (p[1] & (g[0] | (g
 (p[0]&cin))))));
assign c[5] = g[4] | (p[4] & (g[3] | (p[3] & (g[2] | (p[2] & (g[1] | (p[1] & (g[0] | (g[0] |
 (p[0]&cin)))))));
assign c[6] = g[5] | (p[5] & (g[4] | (p[4] & (g[3] | (p[3] & (g[2] | (p[2] & (g[1] + (p[4] & (p[4] + (p[4]
 | (p[1]&(g[0] | (p[0]&cin)))))));
assign c[7] = g[6] | (p[6] & (g[5] | (p[5] & (g[4] | (p[4] & (g[3] | (p[3] & (g[3] & (g[3] | (p[3] & (g[3] & (g[3]
 (g[2] | (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin))))))))));
assign c[8] = g[7] \mid (p[7] & (g[6] \mid (p[6] & (g[5] \mid (p[5] & (g[4] \mid (p[4] & (p[4] ) )))
  (g[3] \ | \ (p[3]\& \ (g[2] \ | \ (p[2]\&(g[1] \ | \ (p[1]\&(g[0] \ | \ (p[0]\&cin)))))))))))))))))
 assign c[9] = g[8] \mid (p[8] \& (g[7] \mid (p[7] \& (g[6] \mid (p[6] \& (g[5] \mid (p[5] \&
 (g[4] | (p[4] & (g[3] | (p[3] & (g[2] | (p[2] & (g[1] | (p[1] & (g[0] |
 (p[0]&cin)))))))))))));
 assign c[10] = g[9] \mid (p[9] \& (g[8] \mid (p[8] \& (g[7] \mid (p[7] \& (g[6] \mid (p[6] \&
 (g[5] | (p[5] & (g[4] | (p[4] & (g[3] | (p[3] & (g[2] | (p[2] & (g[1] | (p[1] & (g[0] )
 | (p[0]&cin)))))))))))));
 assign c[11] = g[10] | (p[10] & (g[9] | (p[9] & (g[8] | (p[8] & (g[7] | (p[7] & (p
 (q[6] \mid (p[6] \& (q[5] \mid (p[5] \& (q[4] \mid (p[4] \& (q[3] \mid (p[3] \& (q[2] \mid
 (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin)))))))))))))))))))))
 assign c[12] = g[11] \mid (p[11] \& (g[10] \mid (p[10] \& (g[9] \mid (p[9] \& (g[8] \mid (p[8]
 (g[2] | (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin))))))))))))))))))))
 assign c[13] = g[12] \mid (p[12] & (g[11] \mid (p[11] & (g[10] \mid (p[10] & (g[9] \mid
 (p[9] \& (g[8] | (p[8] \& (g[7] | (p[7] \& (g[6] | (p[6] \& (g[5] | (p[5] \& (g[4] |
 (p[4] \& (g[3] | (p[3] \& (g[2] | (p[2] \& (g[1] | (p[1] \& (g[0] |
 (p[0]&cin))))))))))))))))));
 assign c[14] = g[13] \mid (p[13] \& (g[12] \mid (p[12] \& (g[11] \mid (p[11] \& (g[10] \mid
 (p[10] & (g[9] | (p[9] & (g[8] | (p[8] & (g[7] | (p[7] & (g[6] | (p[6] & (g[5] |
 (p[5] \& (g[4] | (p[4] \& (g[3] | (p[3] \& (g[2] | (p[2] \& (g[1] | (p[1] \& (g[0] | (p[5] \& (g[1] | (p[4] \& (g[1] | (g[1
 (p[0]&cin)))))))))))))))))));
```


#### Source code:

```
timescale 1ns / 1ps
module MULTS (
    input [7:0] A,
    input [7:0] X,
    output [15:0] result
    ):
wire [15:0] PP [7:0];
wire [15:0] sum1,sum2,sum3,sum4,sum5,sum6;
wire [15:0] sum7;
genvar i;
generate
    for (i = 0; i \le 7; i = i + 1) begin
        assign PP[i] = (\{8\{X[i]\}\}\} \& A) << i;
endgenerate
assign result = sum7;
//Stage1
CLA Stg1 CLA1 (.x(PP[0]),.y(PP[1]),.cin(1'b0),.cout(),.sum(sum1));
CLA Stg1_CLA2 (.x(PP[2]),.y(PP[3]),.cin(1'b0),.cout(),.sum(sum2));
CLA Stg1_CLA3 (.x(PP[4]),.y(PP[5]),.cin(1'b0),.cout(),.sum(sum3));
CLA Stg1_CLA4 (.x(PP[6]),.y(PP[7]),.cin(1'b0),.cout(),.sum(sum4));
// Stage2
CLA Stg2 CLA1 (.x(sum1),.y(sum2),.cin(1'b0),.cout(),.sum(sum5));
CLA Stg2 CLA2 (.x(sum3),.y(sum4),.cin(1'b0),.cout(),.sum(sum6));
//Stage3
CLA Stg3 CLA1 (.x(sum5),.y(sum6),.cin(1'b0),.cout(),.sum(sum7));
endmodule
```

#### Testbench Code:

```
timescale 1ns / 1ps
module MULTS tb;
reg [7:0] A;
reg [7:0] X;
reg[15:0] real result;
wire [15:0] result;
MULTS dut (.A(A),.X(X),.result(result));
integer i;
initial begin
#10;
for (i=0;i<=20;i=i+1)</pre>
   begin
        A=7*i;
        X=11*i;
        real result = A*X;
        #10;
        if(A*X == result)
        $display("%d * %d = %d ",A,X,real result,"and result is %d ",result);
        $display("Operation is wrong");
    end
end
endmodule
```

#### **Behavioral Simulation Results:**



Result of every operation is true.

#### TCL Console output:

close sim

INFO: [Simtcl 6-16] Simulation closed

launch simulation

Command: launch\_simulation

INFO: [Vivado 12-12493] Simulation top is 'MULTS tb'

WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install

path! (path not set)

WARNING: [Vivado 12-13277] Compiled library path does not exist: "

INFO: [Vivado 12-5682] Launching behavioral simulation in

'C:/Users/Progg/Desktop/SSTU\_WEEK7/structural\_multiplier/structural\_multiplier.sim/sim 1/behav/xsim'

INFO: [SIM-utils-51] Simulation object is 'sim 1'

INFO: [SIM-utils-72] Using boost library from

'D:/VIVADO/Vivado/2022.1/tps/boost 1 72 0'

INFO: [SIM-utils-54] Inspecting design source files for 'MULTS' tb' in fileset 'sim 1'...

INFO: [USF-XSim-97] Finding global include files...

INFO: [USF-XSim-98] Fetching design files from 'sim 1'...

INFO: [USF-XSim-2] XSim::Compile design

INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in

'C:/Users/Progg/Desktop/SSTU\_WEEK7/structural\_multiplier/structural\_multiplier.sim/sim 1/behav/xsim'

"xvlog --incr --relax -prj MULTS tb vlog.prj"

INFO: [USF-XSim-69] 'compile' step finished in '2' seconds

INFO: [USF-XSim-3] XSim::Elaborate design

INFO: [USF-XSim-61] Executing 'ELABORATE' step in

'C:/Users/Progg/Desktop/SSTU\_WEEK7/structural\_multiplier/structural\_multiplier.sim/sim\_1/behav/xsim'

"xelab --incr --debug typical --relax --mt 2 -L xil\_defaultlib -L unisims\_ver -L unimacro\_ver -L secureip --snapshot MULTS\_tb\_behav xil\_defaultlib.MULTS\_tb xil\_defaultlib.glbl -log elaborate.log"

Vivado Simulator v2022.1

```
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug
typical --relax --mt 2 -L xil defaultlib -L unisims ver -L unimacro ver -L secureip --snapshot
MULTS to behav xil defaultlib.MULTS to xil defaultlib.glbl -log elaborate.log
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create
kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in
'C:/Users/Progg/Desktop/SSTU WEEK7/structural multiplier/structural multiplier.sim/sim
1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
 with args "MULTS tb behav-key {Behavioral:sim 1:Functional:MULTS tb} -tclbatch
{MULTS tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr wave [current wave config]
# if { [string length $curr wave] == 0 } {
# if { [llength [get_objects]] > 0} {
# add_wave /
# set_property needs_save false [current_wave_config]
# } else {
    send msg id Add Wave-1 WARNING "No top level signals found. Simulator will start
without a wave window. If you want to open a wave window go to 'File->New Waveform
Configuration' or type 'create_wave_config' in the TCL console."
# }
# }
```

```
# run 1000ns
 0 * 0 = 0 and result is 0
 7 * 11 = 77 and result is 77
14 * 22 = 308 and result is 308
21 * 33 = 693 and result is 693
28 * 44 = 1232 and result is 1232
35 * 55 = 1925 and result is 1925
42 * 66 = 2772 and result is 2772
49 * 77 = 3773 and result is 3773
56 * 88 = 4928 and result is 4928
63 * 99 = 6237 and result is 6237
70 * 110 = 7700 and result is 7700
77 * 121 = 9317 and result is 9317
84 * 132 = 11088 and result is 11088
91 * 143 = 13013 and result is 13013
98 * 154 = 15092 and result is 15092
105 * 165 = 17325 and result is 17325
112 * 176 = 19712 and result is 19712
119 * 187 = 22253 and result is 22253
126 * 198 = 24948 and result is 24948
133 * 209 = 27797 and result is 27797
140 * 220 = 30800 and result is 30800
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS to behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04; elapsed = 00:00:06. Memory (MB): peak =
2143.816; gain = 9.938
```

My testbench is coded for these random states and all of them came true. Nothing is wrong.


## 2) STRUCTURAL MULTIPLIER – SIGNED

In this part of experiment, i designed 8-bit structural multiplier by using Baugh-Wooley Method.

#### Explain how many number of adder stages are necessary

In my implementation, number of adding stage didn't change.

Because, while we are generating Ppi \* (2\*\*i) = PPshifted[i] wires, i added an if block to there. We know in Baugh-Wooley method, there will be 2 1'b1 will be added to 9th index and 15th index. Everyone of us are sure that, first result of multiplication is will be first 8 bit of the wire. So i assigned 1'b1 to 9th bit of result1. In that case, we won't need any other addition. Because we get the 15th index wire with 1'b1 AND sum7, and assign this value to result outputs 15th index. So still 3 stage is enough.



## Explanation of Baugh-Wooley Method

Baugh-Wooley Method is simply a method to make signed multiplication. This method is the one of the most effective methods that effective to handle most significant bits.

$$A = -a_{n-1}2^{n-1} + \sum_{i=0}^{n-2} a_i 2^i \qquad X = -x_{n-1}2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i$$

 $a_{n-1}$  and  $x_{n-1}$  are most significant(sign) bits. With calculations, Result = A\*X can be done by this algorithm. By making this calculations clear just look the figure above. The red numbers are the 2's complement of the result bits. Blacks are the normal results. And the turquoise ones are coming with the algorithm simplification. We can implement by just doing that .

#### Source Code:

```
timescale 1ns / 1ps
module MULTS signed(
    input [7:0] A,
    input [7:0] X,
    output [15:0] result
wire [7:0] PP [7:0];
wire [15:0] PPshifted [7:0];
genvar i;
generate
for (i=0;i<=7;i=i+1)</pre>
begin
if(i<7)
    begin
    assign PP[i][6:0] = X[i]*A[6:0];
    assign PP[i][7] = \sim (X[i]*A[7]);
    end
else
    begin
    assign PP[i][6:0] = \sim (X[i]*A[6:0]);
    assign PP[i][7] = X[i]*A[7];
    end
end
endgenerate
generate
for (i=0;i<=7;i=i+1)</pre>
begin
if(i==0)
begin
assign PPshifted[i][8] =1'b1;
assign PPshifted[i][7:0] = PP[i][7:0];
assign PPshifted[i][15:9] = 6'd0;
end
else
assign PPshifted[i]= PP[i] << i;</pre>
endgenerate
wire [15:0] sum1, sum2, sum3, sum4, sum5, sum6, sum7;
//Stage1
CLA Stg1 CLA1
(.x(PPshifted[0]),.y(PPshifted[1]),.cin(1'b0),.cout(),.sum(sum1));
CLA Stg1 CLA2
(.x(PPshifted[2]),.y(PPshifted[3]),.cin(1'b0),.cout(),.sum(sum2));
CLA Stg1 CLA3
(.x(PPshifted[4]),.y(PPshifted[5]),.cin(1'b0),.cout(),.sum(sum3));
CLA Stg1 CLA4
(.x(PPshifted[6]),.y(PPshifted[7]),.cin(1'b0),.cout(),.sum(sum4));
// Stage2
CLA Stg2 CLA1 (.x(sum1),.y(sum2),.cin(1'b0),.cout(),.sum(sum5));
CLA Stg2 CLA2 (.x(sum3),.y(sum4),.cin(1'b0),.cout(),.sum(sum6));
//Stage3
```

```
CLA Stg3 CLA1 (.x(sum5),.y(sum6),.cin(1'b0),.cout(),.sum(sum7));
 assign result[15] = 1'b1^sum7[15];
 assign result[14:0] = sum7[14:0];
 endmodule
module CLA(
 input [15:0] x,
 input [15:0] y,
 input cin,
 output cout,
output [15:0] sum
                         );
 // P = x^y
 // G = x&y
// Digital Design book expressions:
 // Si = Pi ^^ Ci
 // Ci+1 = Gi + PiCi
 // C1 = G0 + P0Cin
 // C2 = G1 + P1(G0+P0Cin)
// C3 = G2 + P2(G1+(P1(G0+P0Cin)))
 // C4 = G3 + P3(G2 + P2(G1+(P1(G0+P0Cin)))
wire [15:0] p,g,c;
assign p = x^y;
assign g = x&y;
assign c[0] = cin;
assign c[1] = g[0] | (p[0] \& cin);
assign c[2] = g[1] | (p[1]&(g[0] | (p[0]&cin)));
assign c[3] = g[2] | (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin)))));
assign c[4] = g[3] | (p[3]& (g[2] | (p[2]&(g[1] | (p[1]&(g[0] |
 (p[0]&cin))))));
assign c[5] = g[4] | (p[4] & (g[3] | (p[3] & (g[2] | (p[2] & (g[1] | (p[1] & (g[0] + (p[1] & (g[0] + (p[1] & (p[1] & (g[0] + (p[1] & (p[1] &
 | (p[0]&cin)))))));
 assign c[6] = g[5] | (p[5] & (g[4] | (p[4] & (g[3] | (p[3] & (g[2] |
 (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin)))))))));
 assign c[7] = g[6] | (p[6] & (g[5] | (p[5] & (g[4] | (p[4] & (g[3] | (p[3] & (g[3] | (p[3] & (g[4] | (p[4] & (g[5] | (g[5] | (p[4] & (g[5] | (p[4] & (g[5] | (g[5]
 (g[2] | (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin))))))))));
 assign c[8] = g[7] \mid (p[7] & (g[6] \mid (p[6] & (g[5] \mid (p[5] & (g[4] \mid (p[4] & (p[4] ) )))
 (g[3] \mid (p[3] & (g[2] \mid (p[2] & (g[1] \mid (p[1] & (g[0] \mid (p[0] & cin)))))))))))))
 assign c[9] = g[8] | (p[8] & (g[7] | (p[7] & (g[6] | (p[6] & (g[5] | (p[5] &
  (g[4] \mid (p[4] \& (g[3] \mid (p[3] \& (g[2] \mid (p[2] \& (g[1] \mid (p[1] \& (g[0] \mid
  (p[0]&cin))))))))))));
 assign c[10] = g[9] | (p[9] & (g[8] | (p[8] & (g[7] | (p[7] & (g[6] | (p[6] & (p[6] & (g[6] | (g[6] | (p[6] & (g[6] | (g[6
  (q[5] | (p[5] & (q[4] | (p[4] & (q[3] | (p[3] & (q[2] | (p[2] & (q[1] |
  (p[1]&(g[0] | (p[0]&cin)))))))))))));
 assign c[11] = g[10] | (p[10] & (g[9] | (p[9] & (g[8] | (p[8] & (g[7] | (p[7] 
 & (g[6] | (p[6] & (g[5] | (p[5] & (g[4] | (p[4] & (g[3] | (p[3] & (g[2] |
 (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin))))))))))))))));
 assign c[12] = g[11] | (p[11] & (g[10] | (p[10] & (g[9] | (p[9] & (g[8] | 
 (p[8] \& (g[7] | (p[7] \& (g[6] | (p[6] \& (g[5] | (p[5] \& (g[4] | (p[4] \& (g[3]
  | (p[3]& (g[2] | (p[2]&(g[1] | (p[1]&(g[0] | (p[0]&cin))))))))))))))))))))); 
 assign c[13] = g[12] | (p[12] & (g[11] | (p[11] & (g[10] | (p[10] & (g[9] | (p[10] | (p[10) | (p[10] | (p[10) | (p[10] | (p[10] | (p[10) | (p[1
 (p[9] & (g[8] | (p[8] & (g[7] | (p[7] & (g[6] | (p[6] & (g[5] | (p[5] & (g[4]
 | (p[4] \& (g[3]) | (p[3] \& (g[2]) | (p[2] \& (g[1]) | (p[1] \& (g[0]))
 (p[0]&cin)))))))))))))))))));
 assign c[14] = g[13] | (p[13] & (g[12] | (p[12] & (g[11] | (p[11] & (g[10] | (p[11] | (p[11] | (p[11] & (g[10] | (p[11] | (p[
 (p[10] \& (g[9] | (p[9] \& (g[8] | (p[8] \& (g[7] | (p[7] \& (g[6] | (p[6] \& (g[5]
 | (p[5] \& (g[4] | (p[4] \& (g[3] | (p[3] \& (g[2] | (p[2] \& (g[1] | (p[1] \& (g[0] | (p[4] \& (g[4] | (g[4] | (p[4] \& (g[4] | (p[4] ) (p
 (p[0]&cin)))))))))))))))))));
```

#### Testbench Code:

```
timescale 1ns / 1ps
module MULTS tb;
reg signed [7:0] A;
reg signed [7:0] X;
reg signed [15:0] real result;
wire signed [15:0] result;
MULTS signed dut (.A(A),.X(X),.result(result));
integer i;
initial begin
#10;
for (i=0;i<=20;i=i+1)</pre>
    begin
        A=7*i;
        X=11*i;
        real result = A*X;
        #10;
        if((A*X) == (result))
        $display("%d * %d = %d
",$signed(A),$signed(X),$signed(real result),"and result is %d
",$signed(result));
        else
        $display("Operation is wrong");
    end
end
endmodule
```

#### Behavioral Simulation Results:

Name	Value	l <sub>1</sub>	10.000 ns	20.000 ns	30.000		000 ns	50.000	ns  61	0.000 ns	70.000 ns	80.000 ns
<b>™</b> A[7:0]	Х		0	7		14	21	28	<del></del>	35	42	49
→ ¥ X[7:0]	Х		0	11		22	33	4	$=$ $\downarrow$	55	66	77
> ™ result[15:0]	Х	(	0	77	3	08	693	123	32	1925	2772	3773
> W CALCULATOR	Х	(	0	77	3	08	693	123	32	1925	2772	3773
				20.000								
Name	Value			90.000 ns 90.000 ns	100.000	ns .110.0	00 ns	<sub> </sub> 120.000 n	s ,130	.000 ns	140.000 ns	<sub> </sub> 150.000 ns
Name > ₩ A[7:0]	56	=	49	56	63		70	77		84	91	98
> <b>™</b> X[7:0]	88	=	77	88	99	<del>-</del>	110	121	$= \downarrow =$	-124	-113	-102
> ® result[15:0]	4928		3773	4928	623	7	7700	9317		-10416	-10283	-9996
> W CALCULATOR	4928	-	3773	4928	623	7	7700	9317		-10416	-10283	-9996
				170.4	20 ns							
Name	Value		160.000	<del>  </del>		80.000 ns	190.		200.000	<del></del>	.000 ns	220.000 ns
> № A[7:0]	112		10		112	119	X	126	-12	<u> </u>		-116
> ₩ X[7:0]	-80		-9		-80 X	-69	–}—	-58	-4'	——^—	I	-36
result[15:0]	-8960		-95 -95	<u> </u>	3960 X	-8211 -8211	–∛—	-7308 -7308	578	——^—		4176
> 😽 CALCULATOR	-8960		1-38	·	1	-0211	_}_	-7308	- 3/6	·		41/6
0 *	0 =			sult is		0	'			1	1	
7 *	11 =			esult is		7						
14 *	22 =			sult is	30							
21 *	33 =			sult is	69							
28 *	44 =			sult is	123							
	55 =			sult is	192							
42 *	66 =			esult is esult is	277							
49 * 56 *	77 = 88 =			sult is	377 492							
63 ×	99 =			sult is	623							
	10 =			sult is	770							
77 * 1	21 =			sult is	931	7						
				sult is								
				sult is								
				sult is								
				sult is								
				sult is								
				sult is								
126 * -												
				sult is								
-116 * -	36 =	4176	and re	sult is	417	6						

While implementing, i added A to first 8 switch, and X to last 8 switch, result to all LEDs respectively by indexes of result.

#### TCL Console Output:

```
| According to the content of the co
```

#### **Timing Report:**

→ X[3]

√ result[8]

12.958 SLOW


3.311 FAST

▶ A[3]


√ result[6]




3.041 FAST




#### **Utilization Report:**



#### RTL Schematic:



## Technology Schematic:



## 3) BEHAVIORAL MULTIPLIER

I designed behavioral multiplier in this part by using always begin structure. Result output goes to A\*B in every change of A or B.


Source code:

```
rimescale lns / lps
module MULTB(
    input signed [7:0] A,
    input signed [7:0] B,
    output reg signed [15:0] result
    );
always @(*) begin
result <= A*B;
end
endmodule</pre>
```


#### Testbench code:

```
timescale 1ns / 1ps
module MULTS tb;
reg signed [7:0] A;
reg signed [7:0] X;
reg signed [15:0] real result;
wire signed [15:0] result;
MULTB dut (.A(A),.B(X),.result(result));
integer i;
initial begin
#10;
for (i=0;i<=20;i=i+1)</pre>
    begin
        A=7*i;
        X=11*i;
        real result = A*X;
        #10;
        if((A*X) == (result))
        $display("%d * %d = %d
",$signed(A),$signed(X),$signed(real_result),"and result is %d
",$signed(result));
        else
        $display("Operation is wrong");
    end
end
endmodule
```

#### RTL Schematic:




## Technology Schematic:



#### TCL Console output:


```
| Section | Sect
```

**Timing Report:** 




Max Delay is 15.978 nanoseconds, which is less than my older implementations.

#### **Utilization Report:**



Utilization percentage is better than my old implementation too.

#### **Behavioral Simulation Results:**



## **Comparison:**

Behavioral design is much easier to code, faster and requires less space.

	Behavioral	Structural
Timing (Worse Scenerio)	15.978 nS	18.46 nS
Utilization	61 LUT	84 LUT

In my parametrical RCA design 130 LUTs used and my design has 21 nS worse scenerio delay. Behaviorals max clock frequency is 62.58 MHz. Structural was almost 54.15 MHz.


## 4) Multiply and Accumulate (MAC)

In this part, i designed a MAC. First part of the circuit is combinational, second part is sequantial.

Here is the result should be taken:

STUDENT ID	WEIGHTS	
0 4 0	[-1 -1 -1]	0 -4 0
11 7 01	I-1 8 -1I	$= (\Sigma) \cdot 1 \cdot 1 \cdot 56 \cdot 0 \cdot 1 = 38$
0 4 9	-1 -1 -1	0 -4 -9

We are simply doing this multiplication and getting sum of them:



We got a counter in the circuit shows that how many accumulate we did. Because of our input is 3x3 and kernel matrix is 3x3, output will be a number. But according to there is no array input allowence in verilog, we'll make these operations as 3x1 to 3x1 then get sum of all of them.

When the counter goes 3, we'll get the right result.

#### Source Code:


```
timescale 1ns / 1ps
module MAC (
        input [23:0] data,
        input clk,
        input rst,
        input [23:0] weight,
        output reg signed [19:0] result
    );
wire signed [15:0] product0,product1;
wire signed [16:0] product2;
wire signed [16:0] sum0;
wire signed [17:0] sum1;
assign product2[16] = product2[15]? 1'b1:1'b0;
reg [1:0] count;
MULTB m1 (.A(data[7:0]),.B(weight[7:0]),.result(product0));
MULTB m2 (.A(data[15:8]),.B(weight[15:8]),.result(product1));
MULTB m3 (.A(data[23:16]),.B(weight[23:16]),.result(product2));
ADDB #(16) add1 (.A(product0),.B(product1),.result(sum0));
ADDB #(17) add2 (.A(sum0),.B(product2),.result(sum1));
always @(posedge clk or posedge rst) begin
    if(rst)
    begin
        count <=2'd0;</pre>
        result <=20'd0;
    end
    else
       begin
        result <= result + sum1;
        count <= count+1;</pre>
        end
    end
endmodule
`timescale 1ns / 1ps
module ADDB#(parameter SIZE=16)(
    input signed [(SIZE-1):0] A,
    input signed [(SIZE-1):0] B,
    output reg signed [SIZE:0] result
    );
always @(*) begin
result <= A+B;
end
endmodule
module MULTB(
    input signed [7:0] A,
    input signed [7:0] B,
    output reg signed [15:0] result
    );
always @(*) begin
result <= A*B;
end
endmodule
```

#### Testbench Code:

```
timescale 1ns / 1ps
module MAC tb;
reg [23:0] data;
reg clk=0;
reg rst=1;
reg signed [23:0] weight;
wire signed [19:0] result;
(.clk(clk),.data(data),.rst(rst),.weight(weight),.result(result));
always begin
#10;
clk = ~clk;
end
reg [1:0] counter =0;
initial begin
rst=1;
#60;
rst=0;
data = 24'b0000_0000_0000_0100_0000_0000; // 040
weight = 24'b11111111 11111111 11111111; // -1 -1 -1
counter = counter+1;
#15;
$display("Counter: ", counter, " and result1 is: ", result);
#5;
data = 24'b0000 0001 0000 0111 0000 0000; // 170
weight = 24'b11111111 0000 1000 111111111; // -1 8 -1
counter = counter+1;
#15;
$display("Counter: ", counter, " and result1 is: ", result);
#5;
data = 24'b0000 0000 0000 0100 0000 1001; // 049
weight = 24'b11111111 11111111 11111111; // -1 -1 -1
counter = counter+1;
#15;
$display("Counter: ", counter, " and result2 is: ", result);
#100;
$finish;
end
endmodule
```


#### TCL Console output:

#### **Behavioral Simulation Results:**



As we can see above, the true result 38 comes in 3rd positive edge of clock when rst=0.


#### **RTL Schematic:**



#### **Utilization Report:**

#### **Summary**

Resource	Utilization	Available	Utilization %
LUT	232	32600	0.71
FF	20	65200	0.03
10	70	210	33.33




#### Timing Report:

Name	Slack	Levels	High Fanout	From	То	Total V 1	Logic Delay	Net Delay	Requirement	Source Clock	De
3 Path 1	00	16	16	weight[8]	result_reg[19]/D	16.324	6.077	10.247	00	input port clock	
Path 2	00	16	16	weight[8]	result_reg[17]/D	16.304	5.860	10.444	00	input port clock	
→ Path 3	00	16	16	weight[8]	result_reg[18]/D	16.265	6.018	10.247	00	input port clock	
3 Path 4	00	16	16	weight[8]	result_reg[16]/D	16.193	5.749	10.444	00	input port clock	
3 Path 5	00	15	16	weight[8]	result_reg[15]/D	15.924	5.480	10.444	00	input port clock	
→ Path 6	00	15	16	weight[8]	result_reg[14]/D	15.820	5.376	10.444	00	input port clock	
3 Path 7	00	15	16	weight[8]	result_reg[13]/D	15.682	5.223	10.459	00	input port clock	
→ Path 8	00	15	16	weight[8]	result_reg[12]/D	15.571	5.112	10.459	00	input port clock	
3 Path 9	00	14	16	weight[8]	result_reg[11]/D	15.302	4.843	10.459	00	input port clock	
Դ Path 10	00	14	16	weight[8]	result_reg[10]/D	15.198	4.739	10.459	00	input port clock	

## 5) 2D CONVOLUTION

We will make kernel move in the image and calculate 3x3 multiply and accumulate operation



I did not understand that will we give datas for one time, or we'll give needed data everytime. So i designed that module for GETTING DATAS ONCE, save them in a image register, then calculate the 2D convolution of it. For this operation, i changed my previous designs, because there were posedge delays in add, multiply and in the MAC.

What we doing is basicly is shifting weights matrix (kernel) inside of the image matrix.

$$g(x,y) = \sum_{i=-a}^{a} \sum_{j=-b}^{b} w(i,j) f(x-i,y-j)$$

Mathematical formula is:

Simply i changed the modules by this:

Adder and Multiplier:

```
module ADDB#(parameter SIZE=16)(
    input signed [(SIZE-1):0] A,
    input signed [SIZE-1):0] B,
    output signed [SIZE:0] result
    );
assign result = A+B;
endmodule

module MULTB(
    input signed [7:0] A,
    input signed [7:0] B,
    output signed [15:0] result
    );
assign result = A*B;
endmodule
```

#### MAC:

```
module MAC (
        input [23:0] data,
        input clk,
        input rst,
        input [23:0] weight,
        output reg signed [19:0] resultout
    );
wire signed [15:0] product0,product1;
wire signed [16:0] product2;
wire signed [16:0] sum0;
wire signed [17:0] sum1;
assign product2[16] = product2[15]? 1'b1:1'b0;
reg signed [19:0] result=0;
reg [1:0] count;
MULTB m1 (.A(data[7:0]),.B(weight[7:0]),.result(product0));
MULTB m2 (.A(data[15:8]),.B(weight[15:8]),.result(product1));
MULTB m3 (.A(data[23:16]),.B(weight[23:16]),.result(product2));
ADDB #(16) add1 (.A(product0),.B(product1),.result(sum0));
ADDB #(17) add2 (.A(sum0),.B(product2),.result(sum1));
always @(posedge clk or posedge rst) begin
    if(rst)
    begin
        count <=2'd0;
        result <=20'd0;
    end
    else
        begin
        count <= count+1;</pre>
        if(count == 1 || count == 2)
        result <= result + sum1;</pre>
        if(count == 3)
        begin
        resultout<=result + sum1;</pre>
        result<=20'd0;
        end
        end
    end
endmodule
```

#### 2D Convolution Module:

```
timescale 1ns / 1ps
module dconv(
input [39:0] data,
input signed [23:0] KERNEL,
input rst,
input clk
// Image will be : [255 255 255 255 255]
//
                    [0]
                         0
                            255 0 0
//
                    [ 0
                         0
                             255 0
                                         ]
                                    0 ]
                        0
//
                    [ 0
                             255 0
//
                    [ 0
                         0
                             255 0
reg [39:0] IMAGE [4:0];
reg signed [59:0] CONV2D [2:0];
wire signed [19:0] result1;
reg [23:0] IMAGESHIFT;
reg signed [23:0] KERNELIN [2:0];
reg signed [23:0] KERNELSHIFT;
reg [2:0] row=0;
reg [4:0] process=0;
reg [1:0] writerow=0;
reg [2:0] process_counter=0;
reg loaded=0;
reg finish=0;
MAC MAC1
(.data(IMAGESHIFT),.weight(KERNELSHIFT),.clk(clk),.rst(!loaded),.result
out(result1));
always @(posedge clk) begin
    if(rst)
   begin
   IMAGESHIFT <=0;</pre>
   KERNELSHIFT <=0;
    row <=0;
    process <=0;
    writerow <=0;
    finish<=0;
    end
    else
    begin
    if(!loaded & !finish)
    begin
        IMAGE[row] <=data;</pre>
        KERNELIN[row] <= KERNEL;</pre>
            if(row == 4)
                 begin
                 loaded<=1'b1;</pre>
                 row \le 0;
                 end
            else
                 row <=row+1;
    end
```

```
if(loaded & !finish)
    begin
    case (process)
    0:
         begin
         if(row<=2)
         begin
         IMAGESHIFT <= IMAGE[row][39:16];</pre>
         KERNELSHIFT <= KERNELIN[row];</pre>
         row <= row+1;
         end
         process counter <=process counter+1;</pre>
         if(process counter==4)
         begin
             process <=1;</pre>
             process counter <=1;</pre>
             CONV2D[writerow][59:40]<=result1;</pre>
             row \le 0;
         end
         end
     1:
         begin
         if(row<=2)
         begin
         IMAGESHIFT <= IMAGE[row][31:8];</pre>
         KERNELSHIFT <= KERNELIN[row];</pre>
         row <= row+1;
         end
         process_counter <=process_counter+1;</pre>
         if(process_counter==4)
         begin
             process <=2;</pre>
             CONV2D[writerow][39:20] <= result1;
             process counter<=1;</pre>
             row<=0;
         end
         end
     2:begin
         if(row<=2)
         IMAGESHIFT <= IMAGE[row][23:0];</pre>
         KERNELSHIFT <= KERNELIN[row];</pre>
         row <= row+1;
         end
         process counter <=process_counter+1;</pre>
         if(process counter==4)
         begin
             process <=3;
             CONV2D[writerow][19:0] <= result1;
             process counter<=1;</pre>
             row \le 1:
             writerow<=writerow+1;</pre>
         end
         end
     3:begin
         if(row<=3)
         begin
         IMAGESHIFT <= IMAGE[row][39:16];</pre>
```

```
KERNELSHIFT <= KERNELIN[row-1];</pre>
   row <= row+1;
   end
   process counter <=process counter+1;</pre>
   if(process_counter==4)
   begin
        process <=4;
        CONV2D[writerow][59:40] <= result1;
        process counter<=1;</pre>
        row<=1;
   end
   end
4:begin
   if(row<=3)
   begin
   IMAGESHIFT <= IMAGE[row][31:8];</pre>
   KERNELSHIFT <= KERNELIN[row-1];</pre>
   row <= row+1;
   end
   process_counter <=process counter+1;</pre>
   if(process counter==4)
   begin
        process <=5;</pre>
        CONV2D[writerow][39:20] <= result1;
        process counter<=1;</pre>
        row \le 1;
   end
   end
 5:begin
   if(row<=3)
   begin
   IMAGESHIFT <= IMAGE[row][23:0];</pre>
   KERNELSHIFT <= KERNELIN[row-1];</pre>
   row <= row+1;
   end
   process counter <=process counter+1;</pre>
   if(process counter==4)
   begin
        process <=6;</pre>
        CONV2D[writerow][19:0]<=result1;</pre>
        process counter<=1;</pre>
       row<=2;
        writerow<=writerow+1;</pre>
   end
   end
 6:begin
   if(row<=4)
   begin
   IMAGESHIFT <= IMAGE[row][39:16];</pre>
   KERNELSHIFT <= KERNELIN[row-2];</pre>
   row <= row+1;
   end
   process counter <=process counter+1;</pre>
   if(process counter==4)
   begin
        process <=7;</pre>
        CONV2D[writerow][59:40]<=result1;</pre>
        process counter<=1;</pre>
        row<=2;
   end
   end
```

```
7:begin
              if(row<=4)
              begin
              IMAGESHIFT <= IMAGE[row][31:8];</pre>
              KERNELSHIFT <= KERNELIN[row-2];</pre>
              row <= row+1;
              end
              process counter <=process counter+1;</pre>
              if(process counter==4)
              begin
                   process <=8;</pre>
                   CONV2D[writerow][39:20]<=result1;</pre>
                   process_counter<=1;</pre>
                   row<=2;
              end
              end
             8: begin
              if(row<=4)
              begin
              IMAGESHIFT <= IMAGE[row][23:0];</pre>
              KERNELSHIFT <= KERNELIN[row-2];</pre>
              row <= row+1;
              end
              process counter <=process counter+1;</pre>
              if(process_counter==4)
              begin
                   process <=0;</pre>
                   finish<=1;</pre>
                   CONV2D[writerow][19:0]<=result1;</pre>
                   process_counter<=1;</pre>
                   row<=2;
                   writerow<=0;
              \quad \text{end} \quad
              end
         endcase
         end
end
end
endmodule
```

#### Testbench Code:


```
`timescale 1ns / 1ps
module dconv tb;
reg clk=0;
reg [39:0] data;
reg signed [23:0] KERNEL;
reg reset = 0;
always begin
#10;
clk = ~clk;
end
dconv CONV2D (.data(data),.rst(reset),.KERNEL(KERNEL),.clk(clk));
initial begin
reset = 1;
#100;
KERNEL = 24'b1111_1111_1111_1111_1111;
data = 40'h5E5E5E5E5;
#100;
reset = 0;
#15;
KERNEL = 24'b1111_1111_0000_1000_1111_1111;
data = 40'h00005E00000;
#5;
#15;
KERNEL = 24'b1111 1111 1111 1111 1111;
data = 40'h00005E00000;
#20;
data = 40'h00005E00000;
#20;
#5;
data = 40'h00005E00000;
#100;
#10;
end
endmodule
```

**Testbench Results:** 

```
`timescale 1ns / 1ps
module dconv tb;
reg clk=0;
reg [39:0] data;
reg signed [23:0] KERNEL;
reg reset = 0;
always begin
#10;
clk = ~clk;
end
dconv CONV2D (.data(data),.rst(reset),.KERNEL(KERNEL),.clk(clk));
initial begin
reset = 1;
#100;
KERNEL = 24'b1111_1111_1111_1111_1111;
data = 40'h5E5E5E5E5E;
#100;
reset = 0;
#15;
KERNEL = 24'b1111 1111 0000 1000 1111 1111;
data = 40'h00005E00000;
#5;
#15;
KERNEL = 24'b1111 1111 1111 1111 1111;
data = 40'h00005E00000;
#20;
data = 40'h00005E00000;
#20;
#5;
data = 40'h00005E00000;
#100;
#10;
end
endmodule
```

Explain how 2D-Convolution can be calculated by sliding kernel over the image:

### 1st step:




This is the first operation. We multiply kernels and images values one by one as that and we get sum of product of them. This result is the value of the 1st row 1st column of result matrix. The result should be -125-125-125-125-125=-625



and my result is -625 too. (FFD8F is equal to -625 signed decimal)

## 2nd step:




We shifted the kernel in image and the result here is -125-125+1000-125 = 500



and my result is 500. (001F4 is equal to 500 signed decimal)

## 3rd step:




In this step kernel is shifted again. Result should be -125-125-125-125-125=-625



and my result is -625 (FFD8F is equal to -625 signed decimal)

## 4th step:




In this step kernel is shifted one row below. In here result should be -375.



And my result is -375 (FFE89 is equal to -375 signed decimal)

## 5th step:




In this step, result should be equal to -125-125+1000 = 750



And my result is 750.(002EEF is equal to 750 signed decimal)

## 6th step:




In this step result should be equal to -375



And my result is -375.(FFE89 is equal to -375 signed decimal)

## 7th step:




In this step result should be equal to -375.



And my result is equal to -375. (FFE89 is equal to -375 signed decimal)

## 8th step:




In this step result should be equal to 1000-250=750.



And my result is equal to 750 (002EE is equal to 750 signed decimal)

## 9th step:



In this step, result should be equal to -375.




And my result is -375(FFE89 is equal to -375 signed decimal).


So steps are these. To explain my code, i made the clock delay calculations and give the datas of image just once. Because i don't give anything else but image data in testbench, i don't have any TCL command output too. By just looking from waveform it can be seen everything is clearly true.

#### **Behavioral Simulation Results:**


Output when calculation ends.



Here we can see 5 data is loaded than loaded register goes 1. Image is readen correct.



Calculation is ended in 740 nanoseconds after image loaded.




As i declared, i have no TCL console output because i give the data rows of image just once. I just have to find the times of changes and write \$display, but that has no meaning because everything can be seen and it is not necessary because i get the results in a conv2d array. I need the data of it, but i can't get it because

output reg signed [59:0] CONV2D [2:0]

i can't define an array as an output.

#### Matlab 2-D Convolution calculator results:



As i declared, everything is same and true.