## **EHB436E**

## DIGITAL SYSTEM DESIGN APPLICATIONS

Group: Most Significant Bit

Enes Şentürk 040170065


&

Muhammed Erkmen 040170049

32-BIT CONDITIONAL SUM ADDER PROJECT-1 REPORT

## **Conditional Sum Adder:**

Idea of conditional sum adder is, calculating every possible carry and sum outputs for each one of 2-bits, then operating a selection with the previous bits' output.



First step is calculating every possible outputs for every 2-bit addition. To implement this operation, we use full adders. After that, for example for the x3 and y3 addition, we need to select which carry will come, so we use 2 multiplexers and give to these multiplexers as a selection bit x2 and y2 output carry. Then, we'll need to select which carry will come to x2 and y2 adding operation. And that is the third multiplexer's selection input is x1 and y1 adding operation's carry out which selected by x0 and y0.

### Our design steps:

We implemented 2 types of conditional sum adders. First one is using 8-bit conditional sum adder. Second we designed is 32-bit conditional sum adder.

First stage is calculating the every possible output available each bit pair, we did that by using full adders. In second step, we designed 32-bit conditional adder MUX structure.

We put 2\*k'th bits outputs to the muxes, then i selected the value i will need with k'th bits couts and added kth bits sum to the selected sum.

We did same thing in 3rd stage mux too. So i get 8 bit sum and 1 bit carry out. After that we used 4 8-bit conditional sum adder by connected. Then connected the previous carry out to the next one. Included their sum values in a 32 bit wire respectively. And carry out of 4th conditional sum adder is the carry out of the system.

Adding overflow output is kind of changing the design. Because overflow output equals to last 2 carry's xor result. But in our design 2nd last carry comes from selections and its source is too above of the circuit.

Because of that reason we made this part behavioral, not structural.

```
always @(*) begin

if( ((A< 0) && (B<0) && (C[31]==0)) || ((A>0) && (B>0) && (C[31]==1)))

v<=1;
else
v<=0;
```

While designing single module 32-bit conditional sum adder, we calculated every possible outputs from pair bit-0 to pair bit-31 for cin=1 and cin=0. Every stage is the same as the 4x8-bit design, but last mux. In last mux, we give cin as selection bit, so we get the result.

## **Preparing a testbench:**

We designed a testbench with 100 random binary pairs by using \$readmemb() function in testbench. We could get random binary numbers from:

https://www.browserling.com/tools/random-bin. But in assignment files, a python file is needed so i created a python function to create binary numbers too.


#### Python Code:

```
import random

def randombinary(b):
    reg = ""
    for i in range(b):
        temp = str(random.randint(0, 1))
        reg += temp
    return(reg)
file = open("output.txt","w")

# Driver Code
n = 32
for i in range(100):
    randombinarynumber = randombinary(n)
    file.write(randombinarynumber + "\n")
    print(randombinarynumber)
```

After getting these numbers, made copy-paste to .txt files named xin,yin. Then added these files to simulation sources in Vivado.




We read these datas and assigned values to [31:0] x [0:99] and [31:0] y [0:99] signed registers.

```
initial $readmemb("xin.txt",x);
initial $readmemb("yin.txt",y);
```


Just initial statements are left. we set a CALCULATOR register which gives directly x+y+cin value in testbench. In every for loop, x and y values goes to my top module and calculator calculates the true result. Then an if block controls that is the output of module (sumout) equal to CALCULATOR value. If these values are equal, there will be a line in TCL console as: x: xvalue, y: yvalue, result: sumout

```
for (i=0;i<=99;i=i+1)
begin
    xwire = x[i];
    ywire = y[i];
    CALCULATOR = x[i]+y[i]+cin;
    #5;
    if(CALCULATOR == sumout)
    $\display ("x:\%d , y: \%d, result: \%d", xwire, ywire, sumout);
    else
    $\display("operation is wrong");
    #5;
end
end</pre>
```

Waveform outputs of both conditional sum adders (4x8-bit and single module 32-bit):




#### MSB - 040170049 Muhammed Erkmen & 040170065 Enes Şentürk



		420.000 ns													
Name	Value		430.000 ns			460.000 ns	470.000 ns	480.000 ns	490.000 ns	500.000 ns	510.000 ns	520.000 ns		540.000 ns	550.000 ns
> W x[0:99][31:0]	a63394fa,	a63394fa,05d89	204,e85c740c,b	:be65c4,b6c4c11	e,1291119a,4bb	58dc5,a272b3c6	,b7579c6a,3a2f	9dc,51cbeb25,0	788545b,de6855	c7,fa8ccc91,fd3	647d5,ceff522	i,c567cc7b,135e	4e05,f80150e8,	defb527e,a5a6e9	4c,f6766719,
> 16 y[0:99][31:0]	30dd4bdb	30dd4bdb,06427	778e,c717f218,59	d5c239,efc6bfb	2,ec57ee92,9ab	6dd18,379c0db9	,f3fbb437,82b4b	fbf,f09df09a,2	11c4e34,d2f9b4	25,30140343,eb1	b8a6d,a5563696	,5ac33cbb,9cae	61a1,7db7f738,	e5bed9dc,415262	0f,912291a4,
> 16 xwire[31:0]	-4377311	-437731184	-792575163	72426115	-1954640797	-1236525362	1372480424	-1400514899	1771139282	2038929589	1318204256	-2141962064	-85109732	1867245630	1101150288
> 16 ywire[31:0]	25086172	250861721	1003949425	1997640765	-1044356780	-865788992	1344526217	138339922	-911082534	-1973819714	702557206	1652540703	2101272130	995732274	-688061199
¼ cin	0														
1& cout_out	0														
> W sumout[31:0]	-18686941	-186869463	211374262	2070066880	1295969719	-2102314354	-1577960655	-1262174977	860056748	65109875	2020761462	-489421361	2016162398	-1431989392	413089089
> 16 CALCUL[31:0	-1868694	-186869463	211374262	2070066880	1295969719	-2102314354	-1577960655	-1262174977	860056748	65109875	2020761462	-489421361	2016162398	-1431989392	413089089
> 161 i[31:0]	42	42	43	44	45	46	47	48	49	50	51	52	53	54	5.5






		840.000 ns													
Name				860.000 ns										960.000 ns	970.000 ns
> 😽 x[0:99][31:0]	a63394fa,	a63394fa,05d89	204,e85c740c,b	be65c4,b6c4cll	e,1291119a,4bb	58dc5,a272b3c6	,b7579c6a,3a2f	59dc,51cbeb25,0	788545b,de6855	c7,fa8ccc91,fd3	647d5,ceff522	i,c567cc7b,135e	4e05,f80150e8,	defb527e,a5a6e	94c,f6766719,.
> 😽 y[0:99][31:0]	30dd4bdb	30dd4bdb,06427	78e,c717f218,5	9d5c239,efc6bfk	2,ec57ee92,9ab	6dd18,379c0db9	,f3fbb437,82b41	fbf,f09df09a,2	11c4e34,d2f9b4	25,30140343,eb1	lb8a6d,a5563696	,5ac33cbb,9cae	61a1,7db7f738,	e5bed9dc,41526	20f,912291a4,.
> 💗 xwire[31:0]	76125778	761257782	1304567506	-1836893933	-1524291877	1745473764	480491974	695483409	1067899576	-1195318132	682259773	2144831951	656714549	1284483389	-1824072786
> 16 ywire[31:0]	75241459	752414598	-193117509	-810156867	1480284511	789380441	373997082	1703746120	2005626242	37489133	-152740033	-507961065	1221078900	-562578979	-207129928
¼ cin	0														
1 cout_out	0														
> 🕸 sumout[31:0]	15136723	1513672380	1111449997	1647916496	-44007366	-1760113091	854489056	-1895737767	-1221441478	-1157828999	529519740	1636870886	1877793449	721904410	-2031202714
> W CALCUL[31:0]	15136723	1513672380	1111449997	1647916496	-44007366	-1760113091	854489056	-1895737767	-1221441478	-1157828999	529519740	1636870886	1877793449	721904410	-2031202714
> 😽 [[31:0]	84	84	85	86	87	88	89	90	91	92	93	94	95	96	Y 97

															1,000.000 r
Name	Value		870.000 ns		890.000 ns	900.000 ns	910.000 ns	920.000 ns	930.000 ns		950.000 ns	960.000 ns		980.000 ns	990.000 ns
> 💗 x[0:99][31:0]	a63394fa,	a63394fa,0	5d89204,e85c74	0c,bcbe65c4,b6	4clle,1291119	,4bb58dc5,a272	b3c6,b7579c6a,	3a2f59dc,51cbel	25,0788545b,de	6855c7,fa8ccc9	1,fd3647d5,cef	f522d,c567cc7b	,135e4e05,f8015	0e8,defb527e,a	
> 😽 y[0:99][31:0]	30dd4bdb	30dd4bdb,0	642778e,c717f2	18,59d5c239,ef	:6bfb2,ec57ee92	,9ab6dd18,379c	0db9,f3fbb437,	82b4bfbf,f09df0	9a,211c4e34,d2	f9b425,3014034	3,eb1b8a6d,a55	63696,5ac33cbb	,9cae6lal,7db7f	738,e5bed9dc,4	152620f,912
> 💆 xwire[31:0]	14378006	-18368	-1524291877	1745473764	480491974	695483409	1067899576	-1195318132	682259773	2144831951	656714549	1284483389	-1824072786	-1834439343	1437800693
> 16 ywire[31:0]	18859577	-81015	1480284511	789380441	373997082	1703746120	2005626242	37489133	-152740033	-507961065	1221078900	-562578979	-207129928	-1406127737	188595779
¼ cin	0														
¼ cout_out	0														
> 16/ sumout[31:0]	16263964	164791	-44007366	-1760113091	854489056	-1895737767	-1221441478	-1157828999	529519740	1636870886	1877793449	721904410	-2031202714	1054400216	1626396472
> W CALCUL[31:0]	16263964	164791	-44007366	-1760113091	854489056	-1895737767	-1221441478	-1157828999	529519740	1636870886	1877793449	721904410	-2031202714	1054400216	1626396472
> 16 i[31:0]	100	86	87	( 88	89	90	91	92	93	94	95	96	97	98	99


#### TCL Console output when simulation applied to 4x8 bit conditional sum adder:




We writed these outputs to a txt file too. As it can seem, our outflow mechanism works correct.

## 4x8-bit conditional sum adder Implementation Reports:

So i put top of my module (\* DONT\_TOUCH = "TRUE" \*) statement then i started implementation RTL Schematic:




Technology Schematic of 4x8 bit conditional sum adder:



Utilization Report of 4x8 bit conditional sum adder:

#### Summary

Resource	Utilization	Available	Utilization %
LUT	190	32600	0.58
IO	99	210	47.14




#### 190 LUT used in this design

Timing Report of 4x8 bit conditional sum adder:

Q Combinational	l Delays				
From Port	To Port	Max Delay 1	Max Process Corner	Min Delay	Min Process Corner
		16.874	SLOW	5.992	FAST
	sumout[25]	16.854	SLOW	6.040	FAST
	√□ sumout[28	16.825	SLOW	6.204	FAST
	√□ sumout[30	16.811	SLOW	5.984	FAST
	sumout[25]	16.805	SLOW	6.252	FAST
	√□ sumout[30	16.763	SLOW	6.196	FAST
	√□ sumout[27	16.737	SLOW	5.954	FAST
	√□ sumout[29	16.704	SLOW	6.006	FAST
	√□ sumout[28	16.696	SLOW	6.101	FAST
	sumout[27	16.688	SLOW	6.166	FAST
	sumout[25]	16.676	SLOW	6.150	FAST
	sumout[29	16.655	SLOW	6.218	FAST
	sumout[26	16.645	SLOW	5.895	FAST
		16.634	SLOW	6.093	FAST
		16.596	SLOW	6.107	FAST
		16.559	SLOW	6.063	FAST
D x[5]		16.547	SLOW	5.940	FAST
		16.526	SLOW	6.115	FAST
.□	- A ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	19 400			_ FART

So maximum delay is 16.874 nanosecond. That means our period must be bigger than 16.874 nS. Maximum clock is 1/((16.873)\*(10e-9)) almost **59.26 MHz.** 

Power Report of 4x8 bit conditional sum adder:



So average power on-chip is 24.734 Watt, because we used (\* DONT\_TOUCH \*) and that makes the algorithm do the power analysis with vectorless estimation power analysis and result is the average power.

### Source Codes of 4x8-bit conditional sum adder:

#### Full Adder:

```
module HA (
input x,
input y,
output cout,
output sum
assign sum = ((~x) \& \& y) | | (x \& \& (~y));
assign cout = x&&y;
endmodule
//----
module FA (
input x,
input y,
input cin,
output cout,
output sum);
wire sum1;
wire cout1;
wire sum2;
wire cout2;
HA HA1 (.x(x),.y(y),.sum(sum1),.cout(cout1));
HA HA2 (.x(sum1),.y(cin),.sum(sum2),.cout(cout2));
assign sum = sum2;
assign cout = cout2 || cout1;
endmodule
```

#### Level1 Mux:

```
module level1MUX(
input [3:0] D,
input S,
output reg selected_sum,
output reg selected cout
always @(S,D) begin
case(S)
   1'b0:
    begin
    selected sum<= D[0];</pre>
    selected cout<= D[1];</pre>
    end
    1'b1:
    begin
    selected sum <= D[2];</pre>
    selected cout <= D[3];</pre>
    end
endcase
end
endmodule
```

#### Level2 Mux:

```
// -----
module level2MUX(
input [5:0] D,
input S,
output reg [1:0] selectedsum,
output reg selectedcout
   );
always @(S,D) begin
case(S)
   1'b1 :
   begin
   selectedsum<= D[1:0];</pre>
    selectedcout<= D[2];</pre>
   end
    1'b0:
   begin
    selectedsum <= D[4:3];</pre>
    selectedcout<= D[5];</pre>
endcase
end
endmodule
```

#### Level3 Mux:

```
`timescale 1ns / 1ps
module level3MUX(
input [9:0] D,
input S,
output reg [3:0] selectedsum,
output reg selectedcout
    );
always @(S,D) begin
case(S)
    1'b1:
    begin
    selectedsum<= D[3:0];</pre>
    selectedcout<= D[4];</pre>
    end
    1'b0:
    begin
    selectedsum <= D[8:5];</pre>
    selectedcout<= D[9];</pre>
    end
endcase
end
endmodule
```

#### 8-bit Conditional Sum Adder:

```
module conditional sum adder (
    input [7:0] x,
    input [7:0] y,
    input cin,
    output [7:0] sumout,
    output cout out
wire s0,s1;
genvar i;
wire firstselect;
wire [1:0] muxselects 1 [2:0];
wire [1:0] mastersums 1 [2:0];
wire [3:0] muxinputs \overline{1} [2:0];
wire [1:0] cselection 1 [7:1];
wire [1:0] sumwilladd 1 [7:1];
wire [1:0] cout [7:1];
wire [1:0] sum [7:1];
// LEVEL 1
FA fa0 (.x(x[0]),.y(y[0]),.cin(cin),.cout(c1),.sum(s0));
FA fal 0 (.x(x[1]),.y(y[1]),.cin(0),.cout(cout[1][0]),.sum(sum[1][0]));
FA fal 1 (.x(x[1]),.y(y[1]),.cin(1),.cout(cout[1][1]),.sum(sum[1][1]));
FA fa2 0
(.x(x[2]),.y(y[2]),.cin(0),.cout(cselection 1[2][0]),.sum(sumwilladd 1[2][0])
));
FA fa2 1
(.x(x[2]),.y(y[2]),.cin(1),.cout(cselection 1[2][1]),.sum(sumwilladd 1[2][1])
));
FA fa3 0 (.x(x[3]),.y(y[3]),.cin(0),.cout(cout[3][0]),.sum(sum[3][0]));
FA fa3_1 (.x(x[3]),.y(y[3]),.cin(1),.cout(cout[3][1]),.sum(sum[3][1]));
FA fa4 0
(.x(x[4]),.y(y[4]),.cin(0),.cout(cselection 1[4][0]),.sum(sumwilladd 1[4][0])
));
FA fa4 1
(.x(x[4]),.y(y[4]),.cin(1),.cout(cselection 1[4][1]),.sum(sumwilladd 1[4][1])
));
FA fa5 0 (.x(x[5]),.y(y[5]),.cin(0),.cout(cout[5][0]),.sum(sum[5][0]));
FA fa5 1 (.x(x[5]),.y(y[5]),.cin(1),.cout(cout[5][1]),.sum(sum[5][1]));
(.x(x[6]),.y(y[6]),.cin(0),.cout(cselection 1[6][0]),.sum(sumwilladd 1[6][0])
));
FA fa6 1
(.x(x[6]),.y(y[6]),.cin(1),.cout(cselection 1[6][1]),.sum(sumwilladd 1[6][1])
));
FA fa7 0 (.x(x[7]),.y(y[7]),.cin(0),.cout(cout[7][0]),.sum(sum[7][0]));
FA fa<sup>7</sup> 1 (.x(x[7]),.y(y[7]),.cin(1),.cout(cout[7][1]),.sum(sum[7][1]));
wire [3:0] mux0 in = {cout[1][1],sum[1][1],cout[1][0],sum[1][0]};
wire [3:0] mux1 in = {cout[3][1],sum[3][1],cout[3][0],sum[3][0]};
wire [3:0] mux2 in = {cout[3][1],sum[3][1],cout[3][0],sum[3][0]};
wire [3:0] mux3 in = {cout[5][1],sum[5][1],cout[5][0],sum[5][0]};
wire [3:0] mux4 in = {cout[5][1],sum[5][1],cout[5][0],sum[5][0]};
wire [3:0] mux5 in = {cout[7][1],sum[7][1],cout[7][0],sum[7][0]};
wire [3:0] mux6 in = {cout[7][1],sum[7][1],cout[7][0],sum[7][0]};
wire [1:0] selsum [7:1];
wire [1:0] selcout [7:1];
level1MUX M0 (.D(mux0 in),.S(c1),.selected sum(s1),.selected cout(c2));
```

```
level1MUX M1
(.D(mux1 in),.S(cselection_1[2][0]),.selected_sum(selsum[3][0]),.selected_co
ut(selcout[3][0]));
level1MUX M2
(.D(mux2 in),.S(cselection 1[2][1]),.selected sum(selsum[3][1]),.selected co
ut(selcout[3][1]));
level1MUX M3
(.D(mux3 in),.S(cselection 1[4][0]),.selected sum(selsum[5][0]),.selected co
ut(selcout[5][0]));
level1MUX M4
(.D(mux4 in),.S(cselection 1[4][1]),.selected sum(selsum[\frac{5}{2}][\frac{1}{2}]),.selected co
ut(selcout[5][1]));
level1MUX M5
(.D(mux5 in),.S(cselection 1[6][0]),.selected sum(selsum[7][0]),.selected co
ut(selcout[7][0]));
level1MUX M6
(.D(mux6 in),.S(cselection 1[6][1]),.selected sum(selsum[7][1]),.selected co
ut(selcout[7][1]));
wire [5:0] mux0 2 in =
{selcout[3][0],selsum[3][0],sumwilladd 1[2][0],selcout[3][1],selsum[3][1],su
mwilladd_1[2][1]};
wire [5:0] mux1 2 in =
{selcout[7][0],selsum[7][0],sumwilladd 1[6][0],selcout[7][1],selsum[7][1],su
mwilladd 1[6][1]);
wire [5:0] mux2 2 in =
{selcout[7][0], selsum[7][0], sumwilladd 1[6][0], selcout[7][1], selsum[7][1], su
mwilladd 1[6][1]);
wire [1:0] s2;
wire c3;
wire [1:0] mux2sumoutput0,mux2sumoutput1;
wire mux2cout0,mux2cout1;
level2MUX M20 (.D(mux0 2 in),.S(c2),.selectedsum(s2),.selectedcout(c3));
level2MUX M21 0
(.D(mux1 2 in),.S(selcout[5][0]),.selectedsum(mux2sumoutput0),.selectedcout(
mux2cout0));
level2MUX M21 1
(.D(mux2 2 in),.S(selcout[5][1]),.selectedsum(mux2sumoutput1),.selectedcout(
mux2cout1);
wire [9:0] mux3inputs =
{mux2cout0,mux2sumoutput0,selsum[5][0],sumwilladd 1[4][0],mux2cout1,mux2sumo
utput1, selsum[5][1], sumwilladd 1[4][1]);
wire clast;
wire [3:0] lastsum;
level3MUX LASTMUX
(.D(mux3inputs),.S(c3),.selectedsum(lastsum),.selectedcout(cout out));
assign sumout = {lastsum,s2,s1,s0};
endmodule
```

#### 4x8-bit Conditional Sum Adder TOP Module:

```
`timescale 1ns / 1ps
(* DONT TOUCH = "TRUE" *)
module project1 top(
        input signed [31:0] x,
        input signed [31:0] y,
        input cin,
        output [31:0] sumout,
        output cout,
        output reg v
    );
wire [7:0] sum1, sum2, sum3, sum4;
conditional sum adder FIRST8
(.x(x[7:0]),.y(y[7:0]),.cin(cin),.sumout(sum1),.cout out(co1));
conditional_sum_adder SECOND8
(.x(x[15:8]), .y(y[15:8]), .cin(co1), .sumout(sum2), .cout out(co2));
conditional_sum_adder THIRD8
(.x(x[23:16]), .y(y[23:16]), .cin(co2), .sumout(sum3), .cout out(co3));
conditional sum adder FOURTH8
(.x(x[31:24]), .y(y[31:24]), .cin(co3), .sumout(sum4), .cout out(cout));
assign sumout = {sum4,sum3,sum2,sum1};
always @(*) begin
if( (x+y > 2147483646) || (x+y<-2147483647))
v<=1;
else
\forall <=0;
end
endmodule
```

#### 4x8-bit Conditional Sum Adder testbench:

```
timescale 1ns / 1ps
module conditional sum adder tb;
reg signed [31:0] A [0:99];
reg signed [31:0] B [0:99];
reg cin;
wire cout out;
wire signed [31:0] sumout;
reg signed [31:0] CALCULATOR;
reg signed [31:0] xwire;
reg signed [31:0] ywire;
wire v;
project1 top
TOP(.x(xwire),.y(ywire),.cin(cin),.cout(cout out),.v(v),.sumout(sumout));
integer n;
initial $readmemb("xin.txt",A);
initial $readmemb("yin.txt",B);
initial n = $fopen("outfile.txt","w");
```


```
integer i;
initial begin
cin = 0;
for (i=0;i<=99;i=i+1)</pre>
begin
 xwire = A[i];
 ywire = B[i];
 CALCULATOR = A[i]+B[i]+cin;
 if(CALCULATOR == sumout)
$fdisplay (n,"x='bin=%b dec=%d',y='bin=%b dec=%d', result:'bin=%b
dec=%d', overflow=%d status=TRUE",
xwire,xwire,ywire,ywire,sumout,sumout,v);
 $display ("x='bin=%b dec=%d', y='bin=%b dec=%d', result:'bin=%b dec=%d',
overflow=%d status=TRUE", xwire,xwire,ywire,ywire,sumout,sumout,v);
 end
 else
begin
 $fdisplay(n,"operation is wrong");
 $display("operation is wrong");
 end
 #5;
end
$finish;
end
endmodule
```

Testbenches are not excatly same with the 32-bit conditional adder because of the module names and variable names.

# Implementation of single module 32-bit conditional sum adder reports:


So we put top of our module (\*  $DONT\_TOUCH = "TRUE" *)$  statement then we started implementation

RTL Schematic of signle module 32-bit conditional sum adder:




.

Technology Schematic of single module 32-bit conditional sum adder:




Utilization Report of single module 32-bit conditional sum adder:




#### 107 LUT used in this design.

Timing Report of sinlge module 32-bit conditional sum adder:




Our maximum delay is 15.896 ns. So, our maximum clock frequency is 1/((15.896)\*(10e-9)) = 62.90MHz.

TCL Console output when simulation applied to single module 32-bit conditional sum adder:



Their both console output ,output waves and outfile is same and all true. Output file can be found in /sim/sim\_1/behav/xsim/outfile.txt in project file.

Power Report of single module 32-bit conditional sum adder:



Power analysis shows that power on-chip is 26.293 Watts and according to we wrote (\*DONT\_TOUCH\*), power analysis works in vectorless estimation mode and that result is average.

# Verilog Code of single module 32-bit conditional sum adder

```
timescale 1ns / 1ps
(* DONT TOUCH = "TRUE" *)
module cond sum adder(
    input [\overline{31}:0]A,
    input [31:0]B,
    input cin,
    output v,
    output carry,
    output [31:0]C
    );
    wire S00010; //Naming [ 'S'um or 'C'arryout] [ Number( 00, 01, 02,...
31)][ Block width( 01, 02, 04, 08, 16, 32)][ Carry In( 0, 1)]
    wire S01010;
    wire S02010;
    wire S03010;
    wire S04010;
    wire S05010;
    wire S06010;
    wire S07010;
    wire S08010;
    wire S09010;
    wire S10010;
    wire S11010;
    wire S12010;
    wire S13010;
    wire S14010;
    wire S15010;
    wire S16010;
    wire S17010;
    wire S18010;
    wire S19010;
    wire S20010;
    wire S21010;
    wire S22010;
    wire S23010;
    wire S24010;
    wire S25010;
    wire S26010;
    wire S27010;
    wire S28010;
    wire S29010;
    wire S30010;
    wire S31010;
    wire C00010; // carry
    wire C01010;
    wire C02010;
    wire C03010;
    wire C04010;
    wire C05010;
    wire C06010;
    wire C07010;
    wire C08010;
    wire C09010;
    wire C10010;
```

```
wire C11010;
wire C12010;
wire C13010;
wire C14010;
wire C15010;
wire C16010;
wire C17010;
wire C18010;
wire C19010;
wire C20010;
wire C21010;
wire C22010;
wire C23010;
wire C24010;
wire C25010;
wire C26010;
wire C27010;
wire C28010;
wire C29010;
wire C30010;
wire C31010;
wire S00011; //block width 1 and carry in 1
wire S01011;
wire S02011;
wire S03011;
wire S04011;
wire S05011;
wire S06011;
wire S07011;
wire S08011;
wire S09011;
wire S10011;
wire S11011;
wire S12011;
wire S13011;
wire S14011;
wire S15011;
wire S16011;
wire S17011;
wire S18011;
wire S19011;
wire S20011;
wire S21011;
wire S22011;
wire S23011;
wire S24011;
wire S25011;
wire S26011;
wire S27011;
wire S28011;
wire S29011;
wire S30011;
wire S31011;
wire C00011;// carry
wire C01011;
wire C02011;
wire C03011;
wire C04011;
```

```
wire C05011;
wire C06011;
wire C07011;
wire C08011;
wire C09011;
wire C10011;
wire C11011;
wire C12011;
wire C13011;
wire C14011;
wire C15011;
wire C16011;
wire C17011;
wire C18011;
wire C19011;
wire C20011;
wire C21011;
wire C22011;
wire C23011;
wire C24011;
wire C25011;
wire C26011;
wire C27011;
wire C28011;
wire C29011;
wire C30011;
wire C31011;
wire [1:0] S00020; //block width 2 and carry in 0
wire [1:0] S01020;
wire [1:0] S02020;
wire [1:0] S03020;
wire [1:0] S04020;
wire [1:0] S05020;
wire [1:0] S06020;
wire [1:0] S07020;
wire [1:0] S08020;
wire [1:0] S09020;
wire [1:0] S10020;
wire [1:0] S11020;
wire [1:0] S12020;
wire [1:0] S13020;
wire [1:0] S14020;
wire [1:0] S15020;
wire C00020; // carry
wire C01020;
wire C02020;
wire C03020;
wire C04020;
wire C05020;
wire C06020;
wire C07020;
wire C08020;
wire C09020;
wire C10020;
wire C11020;
wire C12020;
wire C13020;
wire C14020;
wire C15020;
```

```
wire [1:0] S00021; //block width 2 and carry in 1
wire [1:0] S01021;
wire [1:0] S02021;
wire [1:0] S03021;
wire [1:0] S04021;
wire [1:0] S05021;
wire [1:0] S06021;
wire [1:0] S07021;
wire [1:0] S08021;
wire [1:0] S09021;
wire [1:0] S10021;
wire [1:0] S11021;
wire [1:0] S12021;
wire [1:0] S13021;
wire [1:0] S14021;
wire [1:0] S15021;
wire C00021;// carry
wire C01021;
wire C02021;
wire C03021;
wire C04021;
wire C05021;
wire C06021;
wire C07021;
wire C08021;
wire C09021;
wire C10021;
wire C11021;
wire C12021;
wire C13021;
wire C14021;
wire C15021;
wire [3:0] S00040; //block width 4 and carry in 0
wire [3:0] S01040;
wire [3:0] S02040;
wire [3:0] S03040;
wire [3:0] S04040;
wire [3:0] S05040;
wire [3:0] S06040;
wire [3:0] S07040;
wire C00040; // carry
wire C01040;
wire C02040;
wire C03040;
wire C04040;
wire C05040;
wire C06040;
wire C07040;
wire [3:0] S00041; //block width 4 and carry in 1
wire [3:0] S01041;
wire [3:0] S02041;
wire [3:0] S03041;
wire [3:0] S04041;
wire [3:0] S05041;
wire [3:0] S06041;
wire [3:0] S07041;
```

```
wire C00041;// carry
wire C01041;
wire C02041;
wire C03041;
wire C04041;
wire C05041;
wire C06041;
wire C07041;
wire [7:0] S00080; //block width 8 and carry in 0
wire [7:0] S01080;
wire [7:0] S02080;
wire [7:0] S03080;
wire C00080; // carry
wire C01080;
wire C02080;
wire C03080;
wire [7:0] S00081; //block width 8 and carry in 1
wire [7:0] S01081;
wire [7:0] S02081;
wire [7:0] S03081;
wire C00081;// carry
wire C01081;
wire C02081;
wire C03081;
wire [15:0] S00160; //block width 16 and carry in 0
wire [15:0] S01160;
wire C00160; // carry
wire C01160;
wire [15:0] S00161; //block width 16 and carry in 1
wire [15:0] S01161;
wire C00161;// carry
wire C01161;
wire [31:0] S00320; //block width 32 and carry in 0
wire C00320; // carry
wire [31:0] S00321; //block width 32 and carry in 1
wire C00321; // carry
wire tempC01;
wire tempC02;
wire tempC03;
wire tempC04;
wire tempC05;
wire tempC06;
wire tempC07;
wire tempC08;
wire tempC09;
wire tempC10;
wire tempC11;
```

```
wire tempC12;
wire tempC13;
wire tempC14;
wire tempC15;
wire tempC16;
wire tempC17;
wire tempC18;
wire tempC19;
wire tempC20;
wire tempC21;
wire tempC22;
wire tempC23;
wire tempC24;
wire tempC25;
wire tempC26;
wire tempC27;
wire tempC28;
wire tempC29;
wire tempC30;
wire tempC31;
wire tempC32;
wire tempC33;
wire tempC34;
wire tempC35;
wire tempC36;
wire tempC37;
wire tempC38;
wire tempC39;
wire tempC40;
wire tempC41;
wire tempC42;
wire tempC43;
wire tempC44;
wire tempC45;
wire tempC46;
wire tempC47;
wire tempC48;
wire tempC49;
wire tempC50;
wire tempC51;
wire tempC52;
wire tempC53;
wire tempC54;
wire tempC55;
wire tempC56;
wire tempC57;
wire tempC58;
wire tempC59;
wire tempC60;
wire tempC61;
wire tempC62;
//full adder for cin 0
//
                          cout inp1 inp2
                   sum
fullAdder inst01(S00010, C00010, A[0], B[0], 1'b0);
fullAdder inst02(S01010, C01010, A[1], B[1], 1'b0);
fullAdder inst03(S02010, C02010, A[2], B[2], 1'b0);
fullAdder inst04(S03010, C03010, A[3], B[3], 1'b0);
fullAdder inst05(S04010, C04010, A[4], B[4], 1'b0);
fullAdder inst06(S05010, C05010, A[5], B[5], 1'b0);
fullAdder inst07(S06010, C06010, A[6], B[6], 1'b0);
```

```
fullAdder inst08(S07010, C07010, A[7], B[7], 1'b0);
fullAdder inst09(S08010, C08010, A[8], B[8], 1'b0);
fullAdder inst10(S09010, C09010, A[9], B[9], 1'b0);
fullAdder inst11(S10010, C10010, A[10], B[10], 1'b0);
fullAdder inst12(S11010, C11010, A[11], B[11], 1'b0);
fullAdder inst13(S12010, C12010, A[12], B[12], 1'b0);
fullAdder inst14(S13010, C13010, A[13], B[13], 1'b0);
fullAdder inst15(S14010, C14010, A[14], B[14], 1'b0);
fullAdder inst16(S15010, C15010, A[15], B[15], 1'b0);
fullAdder inst17(S16010, C16010, A[16], B[16], 1'b0);
fullAdder inst18(S17010, C17010, A[17], B[17], 1'b0);
fullAdder inst19(S18010, C18010, A[18], B[18], 1'b0);
fullAdder inst20(S19010, C19010, A[19], B[19], 1'b0);
fullAdder inst21(S20010, C20010, A[20], B[20], 1'b0);
fullAdder inst22(S21010, C21010, A[21], B[21], 1'b0);
fullAdder inst23(S22010, C22010, A[22], B[22], 1'b0);
fullAdder inst24(S23010, C23010, A[23], B[23], 1'b0);
fullAdder inst25(S24010, C24010, A[24], B[24], 1'b0);
fullAdder inst26(S25010, C25010, A[25], B[25], 1'b0);
fullAdder inst27(S26010, C26010, A[26], B[26], 1'b0);
fullAdder inst28(S27010, C27010, A[27], B[27], 1'b0);
fullAdder inst29(S28010, C28010, A[28], B[28], 1'b0);
fullAdder inst30(S29010, C29010, A[29], B[29], 1'b0);
fullAdder inst31(S30010, C30010, A[30], B[30], 1'b0);
fullAdder inst32(S31010, C31010, A[31], B[31], 1'b0);
//full adder for cin 1
                           cout inp1 inp2 cin
                  Sum
fullAdder inst33(S00011, C00011, A[0], B[0], 1'b1);
fullAdder inst34(S01011, C01011, A[1], B[1], 1'b1);
fullAdder inst35(S02011, C02011, A[2], B[2], 1'b1);
fullAdder inst36(S03011, C03011, A[3], B[3], 1'b1);
fullAdder inst37(S04011, C04011, A[4], B[4], 1'b1);
fullAdder inst38(S05011, C05011, A[5], B[5], 1'b1);
fullAdder inst39(S06011, C06011, A[6], B[6], 1'b1);
fullAdder inst40(S07011, C07011, A[7], B[7], 1'b1);
fullAdder inst41(S08011, C08011, A[8], B[8], 1'b1);
fullAdder inst42(S09011, C09011, A[9], B[9], 1'b1);
fullAdder inst43(S10011, C10011, A[10], B[10], 1'b1);
fullAdder inst44(S11011, C11011, A[11], B[11], 1'b1);
fullAdder inst45(S12011, C12011, A[12], B[12], 1'b1);
fullAdder inst46(S13011, C13011, A[13], B[13], 1'b1);
fullAdder inst47(S14011, C14011, A[14], B[14], 1'b1);
fullAdder inst48(S15011, C15011, A[15], B[15], 1'b1);
fullAdder inst49(S16011, C16011, A[16], B[16], 1'b1);
fullAdder inst50(S17011, C17011, A[17], B[17], 1'b1);
fullAdder inst51(S18011, C18011, A[18], B[18], 1'b1);
fullAdder inst52(S19011, C19011, A[19], B[19], 1'b1);
fullAdder inst53(S20011, C20011, A[20], B[20], 1'b1);
fullAdder inst54(S21011, C21011, A[21], B[21], 1'b1);
fullAdder inst55(S22011, C22011, A[22], B[22], 1'b1);
fullAdder inst56(S23011, C23011, A[23], B[23], 1'b1);
fullAdder inst57(S24011, C24011, A[24], B[24], 1'b1);
fullAdder inst58(S25011, C25011, A[25], B[25], 1'b1);
fullAdder inst59(S26011, C26011, A[26], B[26], 1'b1);
fullAdder inst60(S27011, C27011, A[27], B[27], 1'b1);
fullAdder inst61(S28011, C28011, A[28], B[28], 1'b1);
fullAdder inst62(S29011, C29011, A[29], B[29], 1'b1);
fullAdder inst63(S30011, C30011, A[30], B[30], 1'b1);
fullAdder inst64(S31011, C31011, A[31], B[31], 1'b1);
```

```
//mux for block width 1 carry in 0
   multiplexer01 inst65( {tempC01,S00020[0]}, {C00010,S00010},
{C00011,S00011}, 1'b0);
   multiplexer01 inst66( {C00020,S00020[1]}, {C01010,S01010},
{C01011,S01011}, tempC01);
   multiplexer01 inst67( {tempC02,S01020[0]}, {C02010,S02010},
{C02011,S02011}, 1'b0);
   multiplexer01 inst68( {C01020,S01020[1]}, {C03010,S03010},
{C03011,S03011}, tempC02);
   multiplexer01 inst69( {tempC03,S02020[0]}, {C04010,S04010},
{C04011,S04011}, 1'b0);
   multiplexer01 inst70( {C02020,S02020[1]}, {C05010,S05010},
{C05011,S05011}, tempC03);
   multiplexer01 inst71( {tempC04,S03020[0]}, {C06010,S06010},
{C06011,S06011}, 1'b0);
   multiplexer01 inst72( {C03020,S03020[1]}, {C07010,S07010},
{C07011,S07011}, tempC04);
   multiplexer01 inst73( {tempC05,S04020[0]}, {C08010,S08010},
{C08011,S08011}, 1'b0);
   multiplexer01 inst74( {C04020,S04020[1]}, {C09010,S09010},
{C09011,S09011}, tempC05);
   multiplexer01 inst75( {tempC06,S05020[0]}, {C10010,S10010},
{C10011,S10011}, 1'b0);
   multiplexer01 inst76( {C05020,S05020[1]}, {C11010,S11010},
{C11011,S11011}, tempC06);
   multiplexer01 inst77( {tempC07,S06020[0]}, {C12010,S12010},
{C12011,S12011}, 1'b0);
   multiplexer01 inst78( {C06020,S06020[1]}, {C13010,S13010},
{C13011,S13011}, tempC07);
   multiplexer01 inst79( {tempC08,S07020[0]}, {C14010,S14010},
{C14011,S14011}, 1'b0);
   multiplexer01 inst80( {C07020,S07020[1]}, {C15010,S15010},
{C15011,S15011}, tempC08);
   multiplexer01 inst81( {tempC09,S08020[0]}, {C16010,S16010},
{C16011,S16011}, 1'b0);
   multiplexer01 inst82( {C08020,S08020[1]}, {C17010,S17010},
{C17011,S17011}, tempC09);
   multiplexer01 inst83( {tempC10,S09020[0]}, {C18010,S18010},
{C18011,S18011}, 1'b0);
   multiplexer01 inst84( {C09020,S09020[1]}, {C19010,S19010},
{C19011,S19011}, tempC10);
   multiplexer01 inst85( {tempC11,S10020[0]}, {C20010,S20010},
{C20011,S20011}, 1'b0);
   multiplexer01 inst86( {C10020,S10020[1]}, {C21010,S21010},
{C21011,S21011}, tempC11);
   multiplexer01 inst87( {tempC12,S11020[0]}, {C22010,S22010},
{C22011,S22011}, 1'b0);
   multiplexer01 inst88( {C11020,S11020[1]}, {C23010,S23010},
{C23011,S23011}, tempC12);
   multiplexer01 inst89( {tempC13,S12020[0]}, {C24010,S24010},
{C24011,S24011}, 1'b0);
   multiplexer01 inst90( {C12020,S12020[1]}, {C25010,S25010},
{C25011,S25011}, tempC13);
    multiplexer01 inst91( {tempC14,S13020[0]}, {C26010,S26010},
{C26011,S26011}, 1'b0);
    multiplexer01 inst92( {C13020,S13020[1]}, {C27010,S27010},
{C27011,S27011}, tempC14);
    multiplexer01 inst93( {tempC15,S14020[0]}, {C28010,S28010},
{C28011,S28011}, 1'b0);
```

```
multiplexer01 inst94( {C14020,S14020[1]}, {C29010,S29010},
{C29011,S29011}, tempC15);
    multiplexer01 inst95( {tempC16,S15020[0]}, {C30010,S30010},
{C30011,S30011}, 1'b0);
    multiplexer01 inst96( {C15020,S15020[1]}, {C31010,S31010},
{C31011,S31011}, tempC16);
    //mux for block width 1 carry in 1
    multiplexer01 inst97( {tempC17,S00021[0]}, {C00010,S00010},
{C00011,S00011}, 1'b1);
   multiplexer01 inst98( {C00021,S00021[1]}, {C01010,S01010},
{C01011,S01011}, tempC17);
    multiplexer01 inst99( {tempC18,S01021[0]}, {C02010,S02010},
{C02011,S02011}, 1'b1);
   multiplexer01 inst100( {C01021,S01021[1]}, {C03010,S03010},
{C03011,S03011}, tempC18);
   multiplexer01 inst101( {tempC19,S02021[0]}, {C04010,S04010},
{C04011,S04011}, 1'b1);
   multiplexer01 inst102( {C02021,S02021[1]}, {C05010,S05010},
{C05011,S05011}, tempC19);
   multiplexer01 inst103( {tempC20,S03021[0]}, {C06010,S06010},
{C06011,S06011}, 1'b1);
   multiplexer01 inst104( {C03021,S03021[1]}, {C07010,S07010},
{C07011,S07011}, tempC20);
   multiplexer01 inst105( {tempC21,S04021[0]}, {C08010,S08010},
{C08011,S08011}, 1'b1);
   multiplexer01 inst106( {C04021,S04021[1]}, {C09010,S09010},
{C09011,S09011}, tempC21);
   multiplexer01 inst107( {tempC22,S05021[0]}, {C10010,S10010},
{C10011,S10011}, 1'b1);
   multiplexer01 inst108( {C05021,S05021[1]}, {C11010,S11010},
{C11011,S11011}, tempC22);
   multiplexer01 inst109( {tempC23,S06021[0]}, {C12010,S12010},
{C12011,S12011}, 1'b1);
   multiplexer01 inst110( {C06021,S06021[1]}, {C13010,S13010},
{C13011,S13011}, tempC23);
   multiplexer01 inst111( {tempC24,S07021[0]}, {C14010,S14010},
{C14011,S14011}, 1'b1);
   multiplexer01 inst112( {C07021,S07021[1]}, {C15010,S15010},
{C15011,S15011}, tempC24);
   multiplexer01 inst113( {tempC25,S08021[0]}, {C16010,S16010},
{C16011,S16011}, 1'b1);
   multiplexer01 inst114( {C08021,S08021[1]}, {C17010,S17010},
{C17011,S17011}, tempC25);
   multiplexer01 inst115( {tempC26,S09021[0]}, {C18010,S18010},
{C18011,S18011}, 1'b1);
    multiplexer01 inst116( {C09021,S09021[1]}, {C19010,S19010},
{C19011,S19011}, tempC26);
    multiplexer01 inst117( {tempC27,S10021[0]}, {C20010,S20010},
{C20011,S20011}, 1'b1);
   multiplexer01 inst118( {C10021,S10021[1]}, {C21010,S21010},
{C21011,S21011}, tempC27);
   multiplexer01 inst119( {tempC28,S11021[0]}, {C22010,S22010},
{C22011,S22011}, 1'b1);
    multiplexer01 inst120( {C11021,S11021[1]}, {C23010,S23010},
{C23011,S23011}, tempC28);
    multiplexer01 inst121( {tempC29,S12021[0]}, {C24010,S24010},
{C24011,S24011}, 1'b1);
    multiplexer01 inst122( {C12021,S12021[1]}, {C25010,S25010},
{C25011,S25011}, tempC29);
```

```
multiplexer01 inst123( {tempC30,S13021[0]}, {C26010,S26010},
{C26011,S26011}, 1'b1);
   multiplexer01 inst124( {C13021,S13021[1]}, {C27010,S27010},
{C27011,S27011}, tempC30);
    multiplexer01 inst125( {tempC31,S14021[0]}, {C28010,S28010},
{C28011,S28011}, 1'b1);
   multiplexer01 inst126( {C14021,S14021[1]}, {C29010,S29010},
{C29011,S29011}, tempC31);
   multiplexer01 inst127( {tempC32,S15021[0]}, {C30010,S30010},
{C30011,S30011}, 1'b1);
   multiplexer01 inst128( {C15021,S15021[1]}, {C31010,S31010},
{C31011,S31011}, tempC32);
    //mux for block width 2 carry in 0
   multiplexer02 inst129( {tempC33,S00040[1:0]}, {C00020,S00020[1:0]},
{C00021,S00021[1:0]}, 1'b0);
   multiplexer02 inst130( {C00040,S00040[3:2]}, {C01020,S01020[1:0]},
{C01021,S01021[1:0]}, tempC33);
   multiplexer02 inst131( {tempC34,S01040[1:0]}, {C02020,S02020[1:0]},
{C02021,S02021[1:0]}, 1'b0);
   multiplexer02 inst132( {C01040,S01040[3:2]}, {C03020,S03020[1:0]},
{C03021,S03021[1:0]}, tempC34);
   multiplexer02 inst133( {tempC35,S02040[1:0]}, {C04020,S04020[1:0]},
{C04021,S04021[1:0]}, 1'b0);
   multiplexer02 inst134( {C02040, S02040[3:2]}, {C05020, S05020[1:0]},
{C05021,S05021[1:0]}, tempC35);
   multiplexer02 inst135( {tempC36,S03040[1:0]}, {C06020,S06020[1:0]},
{C06021,S06021[1:0]}, 1'b0);
   multiplexer02 inst136( {C03040,S03040[3:2]}, {C07020,S07020[1:0]},
\{C07021,S07021[1:0]\}, tempC36);
   multiplexer02 inst137( {tempC37,S04040[1:0]}, {C08020,S08020[1:0]},
{C08021,S08021[1:0]}, 1'b0);
   multiplexer02 inst138( {C04040,S04040[3:2]}, {C09020,S09020[1:0]},
{C09021,S09021[1:0]}, tempC37);
   multiplexer02 inst139( {tempC38,S05040[1:0]}, {C10020,S10020[1:0]},
{C10021,S10021[1:0]}, 1'b0);
   multiplexer02 inst140( {C05040,S05040[3:2]}, {C11020,S11020[1:0]},
{C11021,S11021[1:0]}, tempC38);
   multiplexer02 inst141( {tempC39,S06040[1:0]}, {C12020,S12020[1:0]},
{C12021,S12021[1:0]}, 1'b0);
   multiplexer02 inst142( {C06040,S06040[3:2]}, {C13020,S13020[1:0]},
{C13021,S13021[1:0]}, tempC39);
   multiplexer02 inst143( {tempC40,S07040[1:0]}, {C14020,S14020[1:0]},
{C14021,S14021[1:0]}, 1'b0);
    multiplexer02 inst144( {C07040,S07040[3:2]}, {C15020,S15020[1:0]},
{C15021,S15021[1:0]}, tempC40);
    //mux for block width 2 carry in 1
   multiplexer02 inst145( {tempC41,S00041[1:0]}, {C00020,S00020[1:0]},
{C00021,S00021[1:0]}, 1'b1);
   multiplexer02 inst146( {C00041,S00041[3:2]}, {C01020,S01020[1:0]},
{C01021,S01021[1:0]}, tempC41);
   multiplexer02 inst147( {tempC42,S01041[1:0]}, {C02020,S02020[1:0]},
{C02021,S02021[1:0]}, 1'b1);
    multiplexer02 inst148( {C01041,S01041[3:2]}, {C03020,S03020[1:0]},
{C03021,S03021[1:0]}, tempC42);
    multiplexer02 inst149( {tempC43,S02041[1:0]}, {C04020,S04020[1:0]},
{C04021,S04021[1:0]}, 1'b1);
    multiplexer02 inst150( {C02041,S02041[3:2]}, {C05020,S05020[1:0]},
{C05021,S05021[1:0]}, tempC43);
```

```
multiplexer02 inst151( {tempC44,S03041[1:0]}, {C06020,S06020[1:0]},
{C06021,S06021[1:0]}, 1'b1);
   multiplexer02 inst152( {C03041,S03041[3:2]}, {C07020,S07020[1:0]},
{C07021,S07021[1:0]}, tempC44);
   multiplexer02 inst153( {tempC45,S04041[1:0]}, {C08020,S08020[1:0]},
{C08021,S08021[1:0]}, 1'b1);
   multiplexer02 inst154( {C04041,S04041[3:2]}, {C09020,S09020[1:0]},
{C09021,S09021[1:0]}, tempC45);
   multiplexer02 inst155( {tempC46,S05041[1:0]}, {C10020,S10020[1:0]},
{C10021,S10021[1:0]}, 1'b1);
   multiplexer02 inst156( {C05041,S05041[3:2]}, {C11020,S11020[1:0]},
{C11021,S11021[1:0]}, tempC46);
   multiplexer02 inst157( {tempC47,S06041[1:0]}, {C12020,S12020[1:0]},
{C12021,S12021[1:0]}, 1'b1);
   multiplexer02 inst158( {C06041,S06041[3:2]}, {C13020,S13020[1:0]},
{C13021,S13021[1:0]}, tempC47);
   multiplexer02 inst159( {tempC48,S07041[1:0]}, {C14020,S14020[1:0]},
{C14021,S14021[1:0]}, 1'b1);
   multiplexer02 inst160( {C07041,S07041[3:2]}, {C15020,S15020[1:0]},
{C15021,S15021[1:0]}, tempC48);
    //mux for block width 4 carry in 0
   multiplexer04 inst161( {tempC49,S00080[3:0]}, {C00040,S00040[3:0]},
{C00041,S00041[3:0]}, 1'b0);
   multiplexer04 inst162( {C00080,S00080[7:4]}, {C01040,S01040[3:0]},
{C01041,S01041[3:0]}, tempC49);
   multiplexer04 inst163( {tempC50,S01080[3:0]}, {C02040,S02040[3:0]},
{C02041,S02041[3:0]}, 1'b0);
   multiplexer04 inst164( {C01080,S01080[7:4]}, {C03040,S03040[3:0]},
{C03041,S03041[3:0]}, tempC50);
   multiplexer04 inst165( {tempC51,S02080[3:0]}, {C04040,S04040[3:0]},
{C04041,S04041[3:0]}, 1'b0);
   multiplexer04 inst166( {C02080,S02080[7:4]}, {C05040,S05040[3:0]},
{C05041,S05041[3:0]}, tempC51);
   multiplexer04 inst167( {tempC52,S03080[3:0]}, {C06040,S06040[3:0]},
{C06041,S06041[3:0]}, 1'b0);
   multiplexer04 inst168( {C03080,S03080[7:4]}, {C07040,S07040[3:0]},
{C07041,S07041[3:0]}, tempC52);
    //mux for block width 4 carry in 1
   multiplexer04 inst169( {tempC53,S00081[3:0]}, {C00040,S00040[3:0]},
{C00041,S00041[3:0]}, 1'b1);
   multiplexer04 inst170( {C00081,S00081[7:4]}, {C01040,S01040[3:0]},
{C01041,S01041[3:0]}, tempC53);
   multiplexer04 inst171( {tempC54,S01081[3:0]}, {C02040,S02040[3:0]},
{C02041,S02041[3:0]}, 1'b1);
   multiplexer04 inst172( {C01081,S01081[7:4]}, {C03040,S03040[3:0]},
{C03041,S03041[3:0]}, tempC54);
   multiplexer04 inst173( {tempC55,S02081[3:0]}, {C04040,S04040[3:0]},
{C04041,S04041[3:0]}, 1'b1);
   multiplexer04 inst174( {C02081,S02081[7:4]}, {C05040,S05040[3:0]},
{C05041,S05041[3:0]}, tempC55);
   multiplexer04 inst175( {tempC56,S03081[3:0]}, {C06040,S06040[3:0]},
{C06041,S06041[3:0]}, 1'b1);
   multiplexer04 inst176( {C03081,S03081[7:4]}, {C07040,S07040[3:0]},
\{C07041,S07041[3:0]\}, tempC56);
    //mux for block width 8 carry in 0
```

```
multiplexer08 inst177( {tempC57,S00160[7:0]}, {C00080,S00080[7:0]},
{C00081,S00081[7:0]}, 1'b0);
    multiplexer08 inst178( {C00160,S00160[15:8]}, {C01080,S01080[7:0]},
{C01081,S01081[7:0]}, tempC57);
    multiplexer08 inst179( {tempC58,S01160[7:0]}, {C02080,S02080[7:0]},
{C02081,S02081[7:0]}, 1'b0);
    multiplexer08 inst180( {C01160,S01160[15:8]}, {C03080,S03080[7:0]},
{C03081,S03081[7:0]}, tempC58);
    //mux for block width 8 carry in 1
    multiplexer08 inst181( {tempC59,S00161[7:0]}, {C00080,S00080[7:0]},
{C00081,S00081[7:0]}, 1'b1);
    multiplexer08 inst182( {C00161,S00161[15:8]}, {C01080,S01080[7:0]},
\{C01081,S01081[7:0]\}, tempC59);
    multiplexer08 inst183( {tempC60,S01161[7:0]}, {C02080,S02080[7:0]},
{C02081,S02081[7:0]}, 1'b1);
    multiplexer08 inst184( {C01161,S01161[15:8]}, {C03080,S03080[7:0]},
{C03081,S03081[7:0]}, tempC60);
    //mux for block width 16 carry in 0
    multiplexer16 inst185( {tempC61,S00320[15:0]}, {C00160,S00160[15:0]},
{C00161,S00161[15:0]}, 1'b0);
    multiplexer16 inst186( {C00320,S00320[31:16]}, {C01160,S01160[15:0]},
{C01161,S01161[15:0]}, tempC61);
    //mux for block width 16 carry in 1
    multiplexer16 inst187( {tempC62,S00321[15:0]}, {C00160,S00160[15:0]},
{C00161,S00161[15:0]}, 1'b1);
    multiplexer16 inst188( {C00321,S00321[31:16]}, {C01160,S01160[15:0]},
{C01161,S01161[15:0]}, tempC62);
    //mux for block width 32 carry in Cin
    multiplexer32 inst189( {carry,C[31:0]}, {C00320,S00320[31:0]},
{C00321,S00321[31:0]}, cin);
    assign v = carry ^ (C00320 | C00321);
endmodule
module fullAdder(sum, cout, op1, op2, cin);
    input cin, op1, op2;
    output cout, sum;
    assign sum = cin^(op1^op2);
    assign cout = ((op1^op2)&cin) | (op1&op2);
endmodule
module multiplexer01(f, inp1, inp2, sel);//to choose from block width 1
    input sel;
    input [1:0] inp1;
    input [1:0] inp2;
    output wire [1:0] f;
    assign f = sel ? inp2 : inp1;
endmodule
module multiplexer02(f, inp1, inp2, sel);//to choose from block width 2
    input sel;
    input [2:0] inp1;
    input [2:0] inp2;
    output wire [2:0] f;
```

```
assign f = sel ? inp2 : inp1;
endmodule
module multiplexer04(f, inp1, inp2, sel);//to choose from block width 4
    input sel;
    input [4:0] inp1;
    input [4:0] inp2;
    output wire [4:0] f;
    assign f = sel ? inp2 : inp1;
endmodule
module multiplexer08(f, inp1, inp2, sel);//to choose from block width 8
    input sel;
    input [8:0] inp1;
    input [8:0] inp2;
    output wire [8:0] f;
    assign f = sel ? inp2 : inp1;
endmodule
module multiplexer16(f, inp1, inp2, sel);//to choose from block width 16
   input sel;
    input [16:0] inp1;
   input [16:0] inp2;
   output wire [16:0] f;
    assign f = sel ? inp2 : inp1;
endmodule
module multiplexer32(f, inp1, inp2, sel);//to choose from block width 32
    input sel;
    input [32:0] inp1;
    input [32:0] inp2;
    output wire [32:0] f;
    assign f = sel ? inp2 : inp1;
endmodule
```

Testbench code of single module 32-bit conditional sum adder.

```
timescale lns / lps

module conditional_sum_adder_tb;

reg signed [31:0] A [0:99];
reg signed [31:0] B [0:99];
reg cin;
wire cout_out;
wire signed [31:0] sumout;
reg signed [31:0] CALCULATOR;
reg signed [31:0] xwire;
reg signed [31:0] ywire;
wire v;
cond_sum_adder
TOP(.A(xwire),.B(ywire),.cin(cin),.carry(cout_out),.v(v),.C(sumout));
integer n;
initial $readmemb("xin.txt",A);
```

```
initial $readmemb("yin.txt",B);
initial n = $fopen("outfile.txt","w");
integer i;
initial begin
cin = 0;
for (i=0;i<=99;i=i+1)</pre>
begin
 xwire = A[i];
 ywire = B[i];
 CALCULATOR = A[i]+B[i]+cin;
 if(CALCULATOR == sumout)
begin
$fdisplay (n,"x='bin=%b dec=%d',y='bin=%b dec=%d', result:'bin=%b dec=%d',
overflow=%d status=TRUE", xwire,xwire,ywire,ywire,sumout,sumout,v);
 $display ("x='bin=%b dec=%d', y='bin=%b dec=%d', result:'bin=%b dec=%d',
overflow=%d status=TRUE", xwire,xwire,ywire,ywire,sumout,sumout,v);
 end
 else
begin
 $fdisplay(n,"operation is wrong");
 $display("operation is wrong");
 end
 #5;
end
$finish;
end
endmodule
```

## **COMPARISON**

	4x8-bit 32-bit cond. sumadder	Single module 32-bit cond. Sum adder
Utilization	199 LUTs	107 LUTs
Max Clock Freq	59.26MHz	62.90 MHz
Average Power	24.734 Watt	26.293 Watt

In 4x8-bit implementation, there are almost %100 percent more lut cell used than single module 32-bit conditional sum adder.

Their maximum clock frequencies are close to each othe but single module 32-bit cont sum adder is better.

In power usage, 4x8 bit 32-bit cond. Sum adder uses less power than single module32-bit cond. sum adder.

#### Work package of this report:

Research	Muhammed Erkmen, Enes Şentürk
Understanding	Muhammed Erkmen, Enes Şentürk
Design	Muhammed Erkmen, Enes Şentürk
Code	Muhammed Erkmen, Enes Şentürk
Test	Muhammed Erkmen, Enes Şentürk
Report	Muhammed Erkmen, Enes Şentürk