



Tcl Console   Messages   Log   Reports   Timing   Utilization x   Design Runs   Methodology   Power   DRC							
Hierarchy							
Name	Slice LUTs (303600)	Slice Registers (607200)	Slice (75900)	LUT as Logic (303600)	Bonded IOB (600)	BUFGCTRL (32)	
question1	1	20	7	1	25	1	

## Question 2

This is a parametrized FIFO block. Parameter depth = 4, Parameter length = 8. It gives the first input data of the all not readen datas when read is enable.

It has empty and full flags.




My clock's period is 6.250 ns. Here is the timing report.

Timing	Setup	Hold	Pulse Width
Worst Negative Slack (WNS):	-3.004 ns		
Total Negative Slack (TNS):	-29.708 ns		
Number of Failing Endpoints:	11		
Total Number of Endpoints:	188		
<a href="#">Implemented Timing Report</a>			

$$F_{\max} = (10^9)/(6.250 - (-3.004)) = 108 \text{ MHz}$$

## Utilization Report



Utilization

Post-Synthesis | Post-Implementation

Graph | Table

Resource	Utilization	Available	Utilization %
LUT	28	303600	0.01
FF	84	607200	0.01
IO	22	600	3.67
BUFG	1	32	3.13

PIN PLAN:

[illegible]