# Assignment 7

## Muhammed Erkmen


In this assignment, i applied BORON cryptology algorithm in verilog.

# SBOX\_LAYER TESTBENCH


				.000 ns															
Name		Value	0.00000	00 ms	0.000100000 ms			0.000200000 ns			0.000300000 ms			. l°.	000400000 I		0.000500000 ns		
> W in[3:0]		0	0	1	2 / 3	(4)	5	6 X	7 X	* X	9	X	ь х	c	X d X	-			f
> <b>W</b> out[3:0]		e	e	4	ь 1	7	9	c X	- X	d X	2	X • X	f	8	X 5 X	3			6
0	1	2	3	4	5	6	7	8		9		Α	В		C	ח		F	F
	<u> </u>						•					٠,						_	•
F	4	B	1	7	9	$\Gamma$	Α		)	2		Ω	F		8	5		3	6
_		5	_	,		·	٠,٠		,				'		<u> </u>			•	J

## Question1

a) This is simulation result of the single round of BORON for input 64'd0 and key 80'd0. Output expected as 7777aaaa3333eeee and simulation results verified my code.



# Schematic which is expected in assignment7 question1-a:




### 1-b)

In this part of the question 1, i designed key scheduler of the BORON algorithm. Key algorithm is simple as 13 bit shifting left, then applying S-BOX to the bits KEY[3:0]. And last step of key creating is KEY[63:59] XOR RoundCount.

Here is simulation results.




c)Encryption includes 25 cycle of single BORON round. In every step, algorithm uses the new generated key. And on the last cycle, algorithm has an XOR between new plaintext and 25th key. I applied this and got the expected 3cf72a8b7518e6f7.



2)Decryption algorithm is exact inverse of the encryption algorithm. I calculated inverse of every step and created decryption algorithm. So the result of this application, if input is the 25th key

(f5e2526885779338556a), we get 0 as we should in the output.



## 3) COMBINE BOTH

In this step i combined decryption and encryption together which completes the whole task in 75 clock cycle. This combined module has a start input, when start input is 1, encryption starts first. When encryption is completed, it sends the encrypted data and a start signal to the decryption module. After that, decryption makes its job as expected and we get the data we give 75 clock cycle before.

