



## Assignment 2 Report

Muhammed Erkmén


A)

This circuit is an 32bit adder which is created by full adders. To create the full adders, i used generate block. There is no delay in this simulation.



B)

This simulation shows the delayed state. I added 15 ns delay to and/or gates, 20ns delay to XOR gates. Result is 950 ns. My calculation was  $50 + 31 \cdot 30 = 980$  ns.



The implementation of the circuit is in the next page.

