
Assignment 5


Muhammed Erkmen


Question 1


This design is a parametrized register module that can hold the input data and give the stored data in rising edge of clock.

RTL Schematic, behavioral simulation, timing and utilization reports are given below











Question 2


This is a parametrized FIFO block. Parameter depth = 4, Parameter length =8. It gives the first input data of the all not readen datas when read is enable.

It has empty and full flags.






My clock's period is 6.250 ns. Here is the timing report.



 $Fmax = (10^9)/(6.250-(-3.004) = 108 MHz$

Utilization Report



PIN PLAN:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	er Ana
clk	Input	PIN_AA16	4A	B4A_N0	PIN_AA16	2.5 V		12mA (default)			
out data[7]	Output	PIN_W20	5A	B5A_N0	PIN_W20	2.5 V		12mA (default)	1 (default)		
out data[6]	Output	PIN_Y19	4A	B4A_N0	PIN_Y19	2.5 V		12mA (default)	1 (default)		
data[5]	Output	PIN_W19	4A	B4A_N0	PIN_W19	2.5 V		12mA (default)	1 (default)		
out data[4]	Output	PIN_W17	4A	B4A_N0	PIN_W17	2.5 V		12mA (default)	1 (default)		
out data[3]	Output	PIN_V18	4A	B4A_N0	PIN_V18	2.5 V		12mA (default)	1 (default)		
out data[2]	Output	PIN_V17	4A	B4A_N0	PIN_V17	2.5 V		12mA (default)	1 (default)		
data[1]	Output	PIN_W16	4A	B4A_N0	PIN_W16	2.5 V		12mA (default)	1 (default)		
data[0]	Output	PIN_V16	4A	B4A_N0	PIN_V16	2.5 V		12mA (default)	1 (default)		
empty empty	Output	PIN_Y21	5A	B5A_N0	PIN_Y21	2.5 V		12mA (default)	1 (default)		
🖐 full	Output	PIN_W21	5A	B5A_N0	PIN_W21	2.5 V		12mA (default)	1 (default)		
in[7]	Input	PIN_AC9	3A	B3A_N0	PIN_AC9	2.5 V		12mA (default)			
in[6]	Input	PIN_AE11	3A	B3A_N0	PIN_AE11	2.5 V		12mA (default)			
in[5]	Input	PIN_AD12	3A	B3A_N0	PIN_AD12	2.5 V		12mA (default)			
in[4]	Input	PIN_AD11	3A	B3A_N0	PIN_AD11	2.5 V		12mA (default)			
in_ in[3]	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V		12mA (default)			
in_ in[2]	Input	PIN_AF9	3A	B3A_N0	PIN_AF9	2.5 V		12mA (default)			
in[1]	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V		12mA (default)			
in[0]	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V		12mA (default)			
read_enable_button	Input	PIN_AA15	3B	B3B_N0	PIN_AA15	2.5 V		12mA (default)			
reset	Input	PIN_AE12	3A	B3A_N0	PIN_AE12	2.5 V		12mA (default)			
write_enable_button	Input	PIN_AA14	3B	B3B_N0	PIN_AA14	2.5 V		12mA (default)			
< <new node="">></new>											