
Cortex-M3 Instruction Set Summary



The processor implements the ARMv7-M Thumb instruction set. Table 1 shows the Cortex-M3 instructions and their cycle counts. The cycle counts are based on a system with zero wait states. Within the assembler syntax, depending on the operation, the <op2> field can be replaced with one of the following options:

- a simple register specifier, for example Rm
- an immediate shifted register, for example Rm, LSL #4
- a register shifted register, for example Rm, LSL Rs
- an immediate value, for example #0xE000E000.

For brevity, not all load and store addressing modes are shown. See the ARMv7-M Architecture Reference Manual

for more information. Table 1 uses the following abbreviations in the Cycles column:

- **P** The number of cycles required for a pipeline refill. This ranges from 1 to 3 depending on the alignment and width of the target instruction, and whether the processor manages to speculate the address early.
- **B** The number of cycles required to perform the barrier operation. For DSB and DMB, the minimum number of cycles is

zero. For ISB, the minimum number of cycles is equivalent to the number required for a pipeline refill.

N -The number of registers in the register list to be loaded or stored, including PC or LR.

W- The number of cycles spent waiting for an appropriate event.

Table 1 Cortex-M3 instruction set summary

Operation	Description	Assembler	Cycles
Move	Register	MOV Rd, <pp2></pp2>	1
	16-bit immediate	MOVW Rd, # <imm></imm>	1
	Immediate into top	MOVT Rd, # <imm></imm>	1
	To PC	MOV PC, Rm	1 + P
	Add	ADD Rd, Rn, <pre><op2></op2></pre>	1
0.44	Add to PC	ADD PC, PC, Rm	1 + P
Add	Add with carry	ADC Rd, Rn, <pre><op2></op2></pre>	1
	Form address	ADR Rd, <label></label>	1
Subtract	Subtract	SUB Rd, Rn, <op2></op2>	1
	Subtract with borrow	SBC Rd, Rn, <pre><op2></op2></pre>	1
	Reverse	RSB Rd, Rn, <op2></op2>	1

	Multiply	MUL Rd, Rn, Rm	1
	Multiply accumulate	MLA Rd, Rn, Rm	2
	Multiply subtract	MLS Rd, Rn, Rm	2
Multiply	Long signed	SMULL RdLo, RdHi, Rn, Rm	3 to 5[<u>a</u>]
	Long unsigned	UMULL RdLo, RdHi, Rn, Rm	3 to 5[<u>a</u>]
	Long signed accumulate	SMLAL RdLo, RdHi, Rn, Rm	4 to 7 ^[a]
	Long unsigned accumulate	UMLAL RdLo, RdHi, Rn, Rm	4 to 7 ^[a]
Divide	Signed	SDIV Rd, Rn, Rm	2 to 12 ^[b]
	Unsigned	UDIV Rd, Rn, Rm	2 to 12 ^[b]
Saturate	Signed	SSAT Rd, # <imm>, <op2></op2></imm>	1
	Unsigned	USAT Rd, # <imm>, <op2></op2></imm>	1
Compare	Compare	CMP Rn, <op2></op2>	1
	Negative	CMN Rn, <op2></op2>	1
	AND	AND Rd, Rn, <pre><op2></op2></pre>	1
	Exclusive OR	EOR Rd, Rn, <op2></op2>	1

	OR	ORR Rd, Rn, <pre><op2></op2></pre>	1
Logical	OR NOT	ORN Rd, Rn, <op2></op2>	1
	Bit clear	BIC Rd, Rn, <pre><op2></op2></pre>	1
	Move NOT	MVN Rd, <op2></op2>	1
	AND test	TST Rn, <op2></op2>	1
	Exclusive OR test	TEQ Rn, <op1></op1>	
	Logical shift left	LSL Rd, Rn, # <imm></imm>	1
	Logical shift left	LSL Rd, Rn, Rs	1
	Logical shift right	LSR Rd, Rn, # <imm></imm>	1
Shift	Logical shift right	LSR Rd, Rn, Rs	1
	Arithmetic shift right	ASR Rd, Rn, # <imm></imm>	1
	Arithmetic shift right	ASR Rd, Rn, Rs	1
	Rotate right	ROR Rd, Rn, # <imm></imm>	1
Rotate	Rotate right	ROR Rd, Rn, Rs	1
	With extension	RRX Rd, Rn	1
Count	Leading zeroes	CLZ Rd, Rn	1

Word	LDR Rd, [Rn, <op2>]</op2>	2 ^[c]
To PC	LDR PC, [Rn, <op2>]</op2>	2 ^[<u>c</u>] + P
Halfword	LDRH Rd, [Rn, <op2>]</op2>	2 ^[c]
Byte	LDRB Rd, [Rn, <op2>]</op2>	2 ^[c]
Signed halfword	LDRSH Rd, [Rn, <op2>]</op2>	2 ^[c]
Signed byte	LDRSB Rd, [Rn, <op2>]</op2>	2 ^[c]
User word	LDRT Rd, [Rn, # <imm>]</imm>	2 ^[c]
User halfword	LDRHT Rd, [Rn, # <imm>]</imm>	2 ^[c]
User byte	LDRBT Rd, [Rn, # <imm>]</imm>	2 ^[c]
User signed halfword	LDRSHT Rd, [Rn, # <imm>]</imm>	2 ^[c]
User signed byte	LDRSBT Rd, [Rn, # <imm>]</imm>	2 ^[c]
PC relative	LDR Rd,[PC, # <imm>]</imm>	2 ^[c]
Doubleword	LDRD Rd, Rd, [Rn, # <imm>]</imm>	1 + N
Multiple	LDM Rn, { <reglist>}</reglist>	1 + N
Multiple	LDM Rn,	1 + N

Load

	including PC	{ <reglist>, PC}</reglist>	+ P
	Word	STR Rd, [Rn, <op2>]</op2>	2 ^[c]
	Halfword	STRH Rd, [Rn, <op2>]</op2>	2 ^[c]
	Byte	STRB Rd, [Rn, <op2>]</op2>	2 ^[c]
	Signed halfword	STRSH Rd, [Rn, <op2>]</op2>	2 ^[c]
	Signed byte	STRSB Rd, [Rn, <op2>]</op2>	2 ^[c]
Store	User word	STRT Rd, [Rn, # <imm>]</imm>	2 ^[c]
	User halfword	STRHT Rd, [Rn, # <imm>]</imm>	2 ^[c]
	User byte	STRBT Rd, [Rn, # <imm>]</imm>	2 ^[c]
	User signed halfword	STRSHT Rd, [Rn, # <imm>]</imm>	2 ^[c]
	User signed byte	STRSBT Rd, [Rn, # <imm>]</imm>	2⊆
	Doubleword	STRD Rd, Rd, [Rn, # <imm>]</imm>	1 + N
	Multiple	<pre>STM Rn, {<reglist>}</reglist></pre>	1 + N
Push	Push	PUSH { <reglist>}</reglist>	1 + N
	Push with link register	PUSH { <reglist>, LR}</reglist>	1 + N

	Pop	POP { <reglist>}</reglist>	1 + N
Pop	Pop and return	POP { <reglist>, PC}</reglist>	1 + N + P
	Load exclusive	LDREX Rd, [Rn, # <imm>]</imm>	2
	Load exclusive half	LDREXH Rd, [Rn]	2
	Load exclusive byte	LDREXB Rd, [Rn]	2
Semaphore	Store exclusive	STREX Rd, Rt, [Rn, # <imm>]</imm>	2
	Store exclusive half	STREXH Rd, Rt, [Rn]	2
	Store exclusive byte	STREXB Rd, Rt, [Rn]	2
	Clear exclusive monitor	CLREX	1
	Conditional	B <cc> <label></label></cc>	1 or 1 + P ^[d]
	Unconditional	B <label></label>	1 + P
	With link	BL <label></label>	1 + P
	With exchange	BX Rm	1 + P
Branch	With link and exchange	BLX Rm	1 + P
	Branch if zero	CBZ Rn, <label></label>	1 or 1 + P ^[d]

	Branch if non- zero	CBNZ Rn, <label></label>	1 or 1 + p[d]
	Byte table branch	TBB [Rn, Rm]	2 + P
	Halfword table branch	TBH [Rn, Rm, LSL#1]	2 + P
	Supervisor call	SVC # <imm></imm>	-
	If-then-else	IT <cond></cond>	1 ^[e]
	Disable interrupts	CPSID <flags></flags>	1 or 2
State change	Enable interrupts	CPSIE <flags></flags>	1 or 2
	Read special register	MRS Rd, <specreg></specreg>	1 or 2
	Write special register	MSR <specreg>, Rn</specreg>	1 or 2
	Breakpoint	BKPT # <imm></imm>	-
	Signed halfword to word	SXTH Rd, <op2></op2>	1
Extend	Signed byte to word	SXTB Rd, <op2></op2>	1
	Unsigned halfword	UXTH Rd, <op2></op2>	1
	Unsigned byte	UXTB Rd, <op2></op2>	1
	Extract unsigned	UBFX Rd, Rn, # <imm>, #<imm></imm></imm>	1
		SBFX Rd, Rn, #	

	Extract signed	<imm>, #<imm></imm></imm>	1
Bit field	Clear	BFC Rd, Rn, # <imm>, #<imm></imm></imm>	1
	Insert	BFI Rd, Rn, # <imm>, #<imm></imm></imm>	1
	Bytes in word	REV Rd, Rm	1
Reverse	Bytes in both halfwords	REV16 Rd, Rm	1
	Signed bottom halfword	REVSH Rd, Rm	1
	Bits in word	RBIT Rd, Rm	1
	Send event	SEV	1
	Wait for event	WFE	1 + W
Hint	Wait for interrupt	WFI	1 + W
	No operation	NOP	1
Barriers	Instruction synchronization	ISB	1 + B
	Data memory	DMB	1 + B
	Data synchronization	DSB <flags></flags>	1 + B

[a] UMULL, SMULL, UMLAL, and SMLAL instructions use early termination depending on the size of the source values. These are interruptible, that is abandoned and restarted, with worst case latency of one cycle.

- Division operations use early termination to minimize the number of cycles required based on the number of leading ones and zeroes in the input operands.
- [S] Neighboring load and store single instructions can pipeline their address and data phases. This enables these instructions to complete in a single execution cycle.
- [d] Conditional branch completes in a single cycle if the branch is not taken.
- [<u>e</u>] An IT instruction can be folded onto a preceding 16-bit Thumb instruction, enabling execution in zero cycles.