



RUTGERS, THE STATE UNIVERSITY OF NEW JERSEY

SENIOR CAPSTONE DESIGN, SPRING '13

FPGA Design - the Making of an Intel 8086 Microprocessor with Modern Technology

Author:

Elie ROSEN

Advisor:

Professor Michael CAGGIANO

April 29, 2013

Abstract

The Intel 8086 microprocessor was first introduced in 1978. Since then the semiconductor industry has changed vastly from the old chip manufacturing techniques of the time. Today we can fit thousands of Intel 8086 microprocessors in the same size package with use of modern semiconductor techniques such as the ability to design with 22nm feature size and better yield from improved wafer quality. This paper examines how we can still learn from preceding technology with a more modern twist. By utilizing field programmable gate arrays, we can easily implement the same technology from the past and learn about architectures that are still relevant in todays modern processors.

Contents

1	Introduction	1
2	Implementation Requirements	2
3	Procedure	3
4	Results	3
5	Problems Faced & Troubleshooting	4
6	Conclusion	5
7	Appendix	5
7.1	Full specifications for Altera DE0 development board:	5
7.2	Available x86 Instructions on the Zet Processor:	7
7.3	Processor BIOS	7
7.4	Hardware Description for FPGA RAM	47
7.5	Hardware Description for Loading Static ROM	49

1 Introduction

It was in the mid 1970s when Intel announced their latest project, the Intel 8086 - a 16-bit microprocessor capable of supporting up to a revolutionary 1 *megabyte* of address space and 64 *kilobytes* of input/output. Gone were the days of simple computing in only 8-bits of freedom, this was the 70's and 16-bits were here to take over. Along with the increases in accessible memory and larger size ALU computations, Intel introduced a new type of architecture and instruction set known as x86, this new method of computing revolved around the use of registers that stored input and output data which could then have computations performed on them. This improvement has since paved the way for future computing by setting a standard on how the processor receives data and how the data can then be processed in a regular clock cycle. The 8086 supported 80 assembly instructions which also included instructions compatible with the older 8-bit processors so the older programs would still be backwards compatible with the new technology, this capability alone was one of the major reasons that large companies began transitioning to the new architecture which began a substantial drive to future 16-bit iterations of the processor.

The field-programmable gate array (FPGA) has been around since the 1980's, its purpose was to be able to easily create and prototype custom hardware without having to expend vast resources required for designing and manufacturing application-specific integrated circuits (ASICs). The FPGA accomplishes this by using "logic elements" (LE), a term that varies by manufacturer but is essentially the same, which is typically a circuit that consists of a lookup table for performing an array of logic operations, multiplexers and low level logic gates that can be configured in such a way as to create custom complex logic such as adders/subtractors or even be used for more simple XOR and NAND gates. A common structure of a logic element can be

found in Figure 1, this one is from the Altera Cyclone III family. The elements are most often configured as a matrix with interconnects for inputs, outputs and configuration paths in between. In the last decade or so, improvements in silicon technologies have allowed FPGA manufacturers to greatly increase the number of logic elements on a chip into the hundreds of thousands and beyond which makes it possible to design hardware of almost the same complexity as modern ASICs.




Figure 1: Cyclone III Device Family LEs in Normal Mode [1]

After discovering an independent open source initiative, Zet Processor - a clone of the Intel 8086 hardware description by Zeus Gmez Marmolejo, it was determined that this project would make it possible so that the Intel 8086 microprocessor could be implemented onto a modern FPGA [2]. The project as a whole would encourage study in all areas of focus for a person with primary interests in Computer Architecture, Digital Systems Design, FPGAs, and Assembly programming. This project and study is something that can also be completed within the time frame of a typical academic semester.

2 Implementation Requirements

Through extensive research of various FPGA manufacturers and the different styles of development boards offered from a select number of companies, it was determined that an FPGA that is able to hold more than 9,000 LEs would be required to successfully implement the Intel 8086 microprocessor. As an added necessity, it was important to select a development board that would be able to handle the project inputs and outputs such as PS2 keyboard and VGA output in order to spend more time on the study and not building miscellaneous external hardware. From this research, it was determined that the Altera DE0 development board sufficiently met the project needs with over 15,000 LE's, a VGA port, a PS2 port, buttons, LEDs, switches, and USB interface. Another important addition to the board is its Secure Digital (SD) memory card slot which would allow for external flash memory storage of an operating system, full specifications for the Altera DE0 board can be found in Appendix 7.

Other components for the project include; an LCD monitor to visualize the system status, a PS2 keyboard to interact with the operating system, a computer with Linux to compile the processor and write the operating system to the memory card.

Since the study is sponsored by the Altera University Program, an Altera DE0 development board has been provided as well as an Altera DE0-Nano development boards at no cost. This makes the projects overall required budget \$0 since the devices come with the necessary software to program the FPGA and all of the other software packages used are open source.

3 Procedure

The Zet Processor is more than just Verilog code for an Intel 8086 microprocessor, it also contains the necessary BIOS and drivers for treating the SD memory card as a mounted hard disc. The preliminary steps for installing the processor first include compiling the BIOS by running it through the Open Watcom compiler which takes the BIOS code written in C and compiles it into x86 Assembly optimized for 16-bit instructions [3]. We then take the BIOS assembly and convert it into hexadecimal by means of a simple file conversion script, this is now our ROM for placing onto the FPGA. The BIOS then gets placed onto the FPGA through running the DE0.Control.Panel, an example program that comes with the FPGA software, which allows for files to be placed directly onto the on-board flash memory. This is important because as the processor boots, it will automatically look at address 0x00000 for instructions on where to next proceed such as how to mount the operating system and ultimately boot it.

Since the processor runs 16-bit x86 it is necessary to choose a compatible operating system. This leaves a few options including MS-DOS 6.22, FreeDOS 1.1, and Microsoft Windows 3.0. MS-DOS was chosen due to its small file size and easy to work with command line interface, as an added bonus the copyright for MS-DOS has expired which makes it very easy and convenient to find the source code in various places on the Internet. To load the operating system, it was necessary to load the files exactly as described from the downloaded image. The process was accomplished by running `dd if=./msdos.img of=/dev/sdc` on a Linux computer, this instruction mounts the MS-DOS image byte-by-byte onto the SD memory card which is necessary for when the BIOS looks at a specific memory location to start the operating system.

In order to begin the process of loading the Zet Processor hardware onto the FPGA, it is first important to read the documentation and manuals for the Altera DE0 Development Board and accompanying Quartus II software manual.

The process for loading Verilog onto the device is fairly straightforward, that is to compile the Verilog code and debug any miscellaneous warnings and compilation errors and then to utilize the on-board programmer to load the code onto the device. When loading the code it is important to take note of the different ways in which the code can be loaded. If the code is loaded through the Joint Tag Action Group (JTAG) interface, it is important to note that this only temporarily loads the hardware and all progress will be lost after powering down the device. This feature is due to the fact that JTAG is made for testing and only loads values directly into the flip-flops and accompanying hardware but does not save this setup data to the flash memory. Since this method only sets the hardware, it can load the hardware almost instantaneously. The other method for loading hardware is known as Active Serial programming (AS), this method requires that the FPGA device is placed into programming mode which can be done by flipping a switch placed on the development board. AS places the FPGA configuration data into FLASH memory which is read into the device at power up.

4 Results

After performing the necessary steps as described by the procedure, the processor is now fully functional and can run an operating system as shown in Figure 3. This was the primary objective for the project and is considered to define the project as an overall success. The next steps were to design presentation materials for demonstration, since MS-DOS includes a program called QBASIC which is a BASIC language interpreter based off of Microsoft's more popular software QuickBASIC, some demonstration programs were written to show off some of the processors capabilities such as the Hello World program and a small game for guessing a random number. The operating system also included some games which could be played through keyboard

Flow Summary	
Flow Status	Successful - Fri Mar 22 23:52:26 2013
Quartus II 64-Bit Version	12.1 Build 243 01/31/2013 SP 1 SJ Web Edition
Revision Name	kotku
Top-level Entity Name	kotku
Family	Cyclone III
Device	EP3C16F484C6
Timing Models	Final
Total logic elements	8,434 / 15,408 (55 %)
Total combinational functions	7,858 / 15,408 (51 %)
Dedicated logic registers	2,952 / 15,408 (19 %)
Total registers	2976
Total pins	154 / 347 (44 %)
Total virtual pins	0
Total memory bits	74,547 / 516,096 (14 %)
Embedded Multiplier 9-bit elements	2 / 112 (2 %)
Total PLLs	1 / 4 (25 %)

Figure 2: Compilation results of the Zet Processor from Quartus II software.

input such as Rogue, which is described as a crawling dungeon game with ASCII text based graphics that are easily displayed in terminal where the player has to fight off goblins only disguised as the letter "G" and collect coins throughout the map [4].



Figure 3: FPGA loaded with an Intel 8086 microprocessor running MS-DOS 6.22

5 Problems Faced & Troubleshooting

The number one challenge in completing this study was a lack of full documentation and user base for the Zet Processor. It became evident very early on in research that this project would require extensive digging through the source code and custom modifications to get it to work with the Cyclone III device. The last update for the project was over a year ago and the online support forums provided little resource with many of the problems faced when trying to implement the processor. It was also difficult to determine which version of the processor was relevant to the documentation so it was assumed that most of what was found was obsolete or not correct.

Issues in implementing the processor involved problems with the BIOS not compiling due to Open Watcom not being correctly added to the system path, once this was resolved the BIOS compiled correctly. The

installation document also does not make clear that it is necessary to convert the BIOS into hexadecimal, when this was done and added into the ROM the processor behaved correctly.

There were also some stability issues with the SD memory, the project site lists a way to mount MS-DOS to the SD card through a program known as Winimage but this failed multiple times and always left the processor hung up at different parts of the boot sequence. This was corrected by loading instead the image byte-by-byte in Linux as mentioned previously, which was not as simple as it sounds since there were also issues with the SD card not being formatted properly. It was finally fixed by formatting the card with all zeros and then the operating system began to work properly.

Lastly, once MS-DOS was finally operational after quite a few hours of debugging it was powered down for the evening and then turned back on in the morning, the result was an error stating that the SD card had become corrupt. This was odd due to the fact that it was operational not but a few hours beforehand. After power cycling the device a few times and with feelings of great defeat that the processor was still not functional, a last ditch effort of removing the SD card and blowing air into the slot and placing the card back into the slot was attempted. The device was then powered back on and worked flawlessly.

6 Conclusion

One of the primary objectives for this study was to gain comprehensive knowledge of the inner working of FPGAs and x86 architecture. By working with the Zet Processor as a working clone of the Intel 8086 hardware it was possible to complete this research within the course of one academic semester. Through this research, it has become clear that a project of this complexity can adequately prepare a person to learn the inner workings of FPGAs. The process of compiling and debugging an early processor gives experience in how to manage a design where hardware may sometimes be limited. It also examines topics in low level device drivers and memory management. Working with the original x86 architecture from the 1970's provided great insight into its relation to the 32-bit and 64-bit versions of x86. It is very clear to see how the industry has changed so much during this time but yet, many of the artifacts from 16-bit architecture are still present in modern versions. Overall, the fact that technology from long ago can still be examined through more modern means such as through FPGAs allows for the technology to continue to be explored and aids in giving great experience in computer architecture design to students interested in pursuing this area of study.

Acknowledgment

The author would like to thank the Altera University Program [5] for providing development boards and necessary software for work on this area of study.

7 Appendix

7.1 Full specifications for Altera DE0 development board:

- FPGA
 - Cyclone III 3C16 FPGA
 - 15,408 LEs
 - 56 M9K Embedded Memory Blocks

- 504K total RAM bits
- 56 embedded multipliers
- 4 PLLs
- 346 user I/O pins
- FineLine BGA 484-pin package
- Memory
 - SDRAM
 - * One 8-Mbyte Single Data Rate Synchronous Dynamic RAM memory chip
 - Flash memory
 - * 4-Mbyte NOR Flash memory
 - * Support Byte (8-bits)/Word (16-bits) mode
 - SD card socket
 - * Provides both SPI and SD 1-bit mode SD Card access
- Interface
 - Built-in USB Blaster circuit
 - * On-board USB Blaster for programming
 - * Using the Altera EPM240 CPLD
 - Altera Serial Configuration device
 - * Altera EPCS4 serial EEPROM chip
 - Pushbutton switches
 - * 3 pushbutton switches
 - Slide switches
 - * 10 Slide switches
 - General User Interfaces
 - * 10 Green color LEDs
 - * 4 seven-segment displays
 - Clock inputs
 - * 50-MHz oscillator
 - VGA output
 - * Uses a 4-bit resistor-network DAC
 - * With 15-pin high-density D-sub connector
 - * Supports up to 1280x1024 at 60-Hz refresh rate
 - Serial ports
 - * One RS-232 port (Without DB-9 serial connector)
 - * One PS/2 port

- Two 40-pin expansion headers
 - * 72 Cyclone III I/O pins, as well as 8 power and ground lines, are brought out to two 40-pin expansion connectors
 - * 40-pin header is designed to accept a standard 40-pin ribbon cable used for IDE hard drives

7.2 Available x86 Instructions on the Zet Processor:

Data transfer instructions

mov, push/pop, in/out, lahf/sahf, lds/lea/les, pushf/popf, xchg, xlat

Arithmetic instructions

aaa/aas, aam, aad, daa/das, cbw/cwd, inc, dec, add/adc, sub/sbb, mul/imul, div/ldiv, neg, cmp

Bitwise handling instructions

and/or, not, rcl, rcr, rol, ror, sal/shl, sar, shr, test, xor

Control transfer instructions

call, ja/jnbe, jae/jnb/jnc, jb/jnae/jc, jbe/jna, jcxz, je/jz, jg/jnle, jge/jnl, jl/jnge, jle/jng, jne/jnz, jno, jnp/jpo, jns, jmp, jo, jp/jpe, js, loop, loope/loopz, loopne/loopnz, ret

String handling instructions

cmps/cmpsw, lodsb/lodsw, movsb/movsw, rep (pref), repe/repz (pref), repne/repnz (pref), scasb/scasw, stosb/stosw

Interrupt instructions

int, into, iret

Microprocessor control instructions

clc, cld, cli, cmc, hlt, nop, stc, std

7.3 Processor BIOS

```

1  //-----
2  //-----
3  //  ZET Bios C Helper functions:
4  //  This file contains various functions in C called fromt the zetbios.asm
5  //  module. This module provides support fuctions and special code specific
6  //  to the Zet computer, specifically, special video support and disk support
7  //  for the SD and Flash types of disks.
8  //
9  //  This code is compatible with the Open Watcom C Compiler.
10 //  Originally modified from the Bochs bios by Zeus Gomez Marmolejo
11 //-----
12 //-----
13
14 #include "zetbios.h"
15
16 //-----
17 // Low level assembly functions

```

```

19  //
    Bit16u get_CS(void) { __asm { mov ax, cs } }
    Bit16u get_SS(void) { __asm { mov ax, ss } }
21
    //
23  //  memset of count bytes
    //
25  static void memsetb(Bit16u s_segment, Bit16u s_offset, Bit8u value, Bit16u
        count)
    {
27      __asm {
                push ax
29                push cx
                push es
31                push di
                mov cx, count          // count
33                test cx, cx
                je  memsetb_end
35                mov ax, s_segment     // segment
                mov es, ax
37                mov ax, s_offset     // offset
                mov di, ax
39                mov al, value        // value
                cld
41                rep stosb
        memsetb_end: pop di
43                pop es
                pop cx
45                pop ax
            }
47  }
    //
49  //  memcpy of count bytes
    //
51  static void memcpyb(Bit16u d_segment, Bit16u d_offset, Bit16u s_segment, Bit16u
        s_offset, Bit16u count)
    {
53      __asm {
                push ax
55                push cx
                push es
57                push di
                push ds

```

```

59         push si
        mov cx, count      // count
61         test cx, cx
        je memcpyb_end
63         mov ax, d_segment // dest segment
        mov es, ax
65         mov ax, d_offset  // dest offset
        mov di, ax
67         mov ax, s_segment // ssegment
        mov ds, ax
69         mov ax, s_offset  // soffset
        mov si, ax
71         cld
        rep movsb
73 memcpyb_end: pop si
        pop ds
75         pop di
        pop es
77         pop cx
        pop ax
79     }
}
81
//-----
83 //-----
// Low level print functions
85 //-----
//-----
87 static void wrch(Bit8u character)
{
89     __asm {
        push    bx
91         mov    ah, 0x0e      // 0x0e command
        mov    al, character
93         xor    bx, bx
        int     0x10          // 0x10 intereupt
95         pop    bx
    }
97 }
//-----
99 static void send(Bit16u action, Bit8u c)
{
101     if(action & BIOS_PRINTF_SCREEN) {

```

```

103         if(c == '\n') wrch('\r');
        wrch(c);
    }
105 }
//-----
107 static void put_int(Bit16u action, short val, short width, bx_bool neg)
{
109     short nval = val / 10;
    if(nval) put_int(action, nval, width - 1, neg);
111     else {
        while(--width > 0) send(action, '_');
113         if(neg) send(action, '-');
    }
115     send(action, val - (nval * 10) + '0');
}
117 //-----
static void put_uint(Bit16u action, unsigned short val, short width, bx_bool
    neg)
119 {
    unsigned short nval = val / 10;
121     if(nval) put_uint(action, nval, width - 1, neg);
    else {
123         while(--width > 0) send(action, '_');
        if(neg) send(action, '-');
125     }
    send(action, val - (nval * 10) + '0');
127 }
//-----
129 static void put_luint(Bit16u action, unsigned long val, short width, bx_bool
    neg)
{
131     unsigned long nval = val / 10;
    if(nval) put_luint(action, nval, width - 1, neg);
133     else {
        while(--width > 0) send(action, '_');
135         if(neg) send(action, '-');
    }
137     send(action, val - (nval * 10) + '0');
}
139 //-----
static void put_str(Bit16u action, Bit16u segment, Bit16u offset)
141 {
    Bit8u c;

```

```

143     while(c = read_byte(segment, offset)) {
144         send(action, c);
145         offset++;
146     }
147 }

149 //-----
150 //-----
151 // bios_printf() A compact variable argument printf function.
152 // Supports %[format_width][length]format
153 // where format can be x,X,u,d,s,S,c
154 // and the optional length modifier is l (ell)
155 //-----
156 //-----
157 static void bios_printf(Bit16u action, Bit8u *s, ...)
158 {
159     Bit8u    c;
160     bx_bool  in_format;
161     short    i;
162     Bit16u   *arg_ptr;
163     Bit16u   arg_seg, arg, nibble, hibyte, format_width, hexadd;

164
165     arg_ptr = (Bit16u *)&s;
166     arg_seg = get_SS();
167
168     in_format = 0;
169     format_width = 0;

170
171     if((action & BIOS_PRINTF_DEBHALT) == BIOS_PRINTF_DEBHALT)
172         bios_printf(BIOS_PRINTF_SCREEN, "FATAL: ");
173
174     while(c = read_byte(get_CS(), (Bit16u)s)) {
175         if( c == '%' ) {
176             in_format = 1;
177             format_width = 0;
178         }
179         else if(in_format) {
180             if( (c >= '0') && (c <= '9') ) {
181                 format_width = (format_width * 10) + (c - '0');
182             }
183             else {
184                 arg_ptr++;
185                 arg = read_word(arg_seg, (Bit16u)arg_ptr);

```

```

187     if(c == 'x' || c == 'X') {
189         if(format_width == 0) format_width = 4;
191         if(c == 'x') hexadd = 'a';
193         else hexadd = 'A';
195         for(i = format_width-1; i >= 0; i--) {
197             nibble = (arg >> (4 * i)) & 0x000f;
199             send(action, (nibble<=9)? (nibble+'0') : (nibble-10+
201                 hexadd));
203         }
205     }
207     else if(c == 'u') {
209         put_uint(action, arg, format_width, 0);
211     }
213     else if(c == 'l') {
215         s++;
217         c = read_byte(get_CS(), (Bit16u)s);          // is it ld, lx, lu
219         ?
221         arg_ptr++;                                // increment to
223         next arg
225         hibyte = read_word(arg_seg, (Bit16u)arg_ptr);
227         if(c == 'd') {
229             if(hibyte & 0x8000) put_luint(action, 0L-(((Bit32u)
231                 hibyte << 16) | arg), format_width-1, 1);
233             else put_luint(action, ((Bit32u) hibyte
235                 << 16) | arg, format_width, 0);
237         }
239         else if(c == 'u') {
241             put_luint(action, ((Bit32u) hibyte << 16) | arg,
243                 format_width, 0);
245         }
247         else if(c == 'x' || c == 'X') {
249             if(format_width == 0) format_width = 8;
251             if(c == 'x') hexadd = 'a';
253             else hexadd = 'A';
255             for(i=format_width-1; i>=0; i--) {
257                 nibble = (((((Bit32u) hibyte <<16) | arg) >> (4 * i)
259                     ) & 0x000f;
261                 send(action, (nibble<=9)? (nibble+'0') : (nibble
263                     -10+hexadd));
265             }
267         }
269     }
271     else if(c == 'd') {

```

```

221         if(arg & 0x8000) put_int(action, -arg, format_width - 1, 1)
                ;
                else put_int(action, arg, format_width, 0);
223     }
    else if(c == 's') {
225         put_str(action, get_CS(), arg);
    }
227     else if(c == 'S') {
        hibyte = arg;
229         arg_ptr++;
        arg = read_word(arg_seg, (Bit16u) arg_ptr);
231         put_str(action, hibyte, arg);
    }
233     else if(c == 'c') {
        send(action, arg);
235     }
    else bios_printf(BIOS_PRINTF_DEBHALT, "bios_printf: unknown_
        format\n");
237     in_format = 0;
    }
239 }
    else {
241         send(action, c);
    }
243     s++;
}
245 if(action & BIOS_PRINTF_HALT) { // freeze in a busy loop.
    __asm {
247         cli
        halt2_loop: hlt
249         jmp halt2_loop
    }
251 }
}
253
//-----
255 //-----
// print_bios_banner - displays a the bios version
257 //-----
//-----
259 #define BIOS_COPYRIGHT_STRING    "(c) 2009, 2010 Zeus Gomez Marmolejo and (c)
    2002 MandrakeSoft S.A."
#define BIOS_BANNER                "ZetSoC BIOS--build date: "

```

```

261 #define BIOS_BUILD_DATE      "31_Aug_2010\n"
    #define BIOS_VERS          "_Version:_v1.1.1:15:g8c8e616\n"
263 #define BIOS_DATE            "_Release_date:_31_Aug_2010\n\n"
    void __cdecl print_bios_banner(void)
265 {
        bios_printf(BIOS_PRINTF_SCREEN, BIOS_BANNER);
267     bios_printf(BIOS_PRINTF_SCREEN, BIOS_BUILD_DATE);
        bios_printf(BIOS_PRINTF_SCREEN, BIOS_VERS);
269     bios_printf(BIOS_PRINTF_SCREEN, BIOS_DATE);
    }
271
    //-----
273 //-----
    // BIOS Boot Specification 1.0.1 compatibility
275 //
    // Very basic support for the BIOS Boot Specification, which allows expansion
277 // ROMs to register themselves as boot devices, instead of just stealing the
    // INT 19h boot vector.
279 //
    // This is a hack: to do it properly requires a proper PnP BIOS and we aren't
281 // one; we just lie to the option ROMs to make them behave correctly.
    // We also don't support letting option ROMs register as bootable disk
283 // drives (BCVs), only as bootable devices (BEVs).
    //
285 // http://www.phoenix.com/en/Customer+Services/White+Papers-Specs/pc+industry+
    // specifications.htm
    //-----
287 //-----
    static char drivetypes[][20]={"", "Floppy_flash_image", "SD_card" };
289 void __cdecl init_boot_vectors(void)
    {
291     ipl_entry_t e;
        Bit8u      sd_error, switches;
293     Bit16u      count = 0;
        Bit16u      hdi, fdi;
295     Bit16u      ss = get_SS();

297     memsetb(IPL_SEG, IPL_TABLE_OFFSET, 0, IPL_SIZE); // Clear out the IPL
        table.

299     write_word(IPL_SEG, IPL_BOOTFIRST_OFFSET, 0xFFFF); // User selected device
        not set
        sd_error = read_byte(0x40, 0x8d);

```



```

301     if(sd_error) {
        bios_printf(BIOS_PRINTF_SCREEN,"Error initializing _SD_card_controller_(
            at_stage_%d)\n", sd_error);
303
        // Floppy drive
305     e.type          = IPL_TYPE_FLOPPY;
        e.flags        = 0;
307     e.vector        = 0;
        e.description   = 0;
309     e.reserved       = 0;
        memcpyb(IPL_SEG, IPL_TABLE_OFFSET + count * sizeof(e), ss, (Bit16u)&e,
            sizeof(e));
311     count++;
    }
313     else {          // Get the boot sequence from the switches
        switches = inb(0xf100);
315         if(switches) { hdi = 1; fdi = 0; }
        else          { hdi = 0; fdi = 1; }
317
        e.type = IPL_TYPE_HARDDISK; e.flags = 0; e.vector = 0; e.description =
            0; e.reserved = 0;
319     memcpyb(IPL_SEG, IPL_TABLE_OFFSET + hdi * sizeof(e), ss, (Bit16u)&e,
        sizeof(e));

        e.type = IPL_TYPE_FLOPPY; e.flags = 0; e.vector = 0; e.description = 0;
            e.reserved = 0;
        memcpyb(IPL_SEG, IPL_TABLE_OFFSET + fdi * sizeof(e), ss, (Bit16u)&e,
            sizeof(e));
323     count = 2;
    }
325     write_word(IPL_SEG, IPL_COUNT_OFFSET, count);    // Remember how many
        devices we have
        write_word(IPL_SEG, IPL_SEQUENCE_OFFSET, 1);    // Try to boot first boot
        device
327 }

329 //-----
331 // print_boot_failure
    // displays the reason why boot failed
333 //-----
335 static void print_boot_failure(Bit16u type, Bit8u reason)

```

```

{
337     if(type == 0 || type > 0x03) BX_PANIC("Bad_drive_type\n");
        printf("Boot_failed");
339     if(type < 4) {          // Report the reason too
        if(reason == 0)    printf(":_not_a_bootable_disk");
341         else              printf(":_could_not_read_the_boot_disk");
    }
343     printf("\n\n");
}

345
//-----
347 //-----
// De-queue the key - Called only by INT16 Key stroke function:
349 // Takes a key stroke out of the keyboard buffere and returns the value
// If incr is 0, then it just checks for a key in the buffer but does not
351 // alter the buffer pointers.
//-----
353 //-----
static BOOL __cdecl dequeue_key(Bit8u BASESTK *scan_code, Bit8u BASESTK *
    ascii_code, int incr)
355 {
    Bit16u buffer_start, buffer_end, buffer_head, buffer_tail;

357
    buffer_start = read_word(0x0040, 0x0080);
359     buffer_end   = read_word(0x0040, 0x0082);
    buffer_head  = read_word(0x0040, 0x001a);
361     buffer_tail  = read_word(0x0040, 0x001c);

363     if(buffer_head != buffer_tail) {
        *ascii_code = read_byte(0x0040, buffer_head);
365         *scan_code = read_byte(0x0040, buffer_head+1);
        if(incr) {
367             buffer_head += 2;
            if(buffer_head >= buffer_end) buffer_head = buffer_start;
369             write_word(0x0040, 0x001a, buffer_head);
        }
371         return(1);
    }
373     return(0);
}

375
//-----
377 //-----

```

```

// INT16 Support function – Keyboard support routine
379 // This function checks for if a key has been pressed and is waiting in the
// buffer for processing and returns the appropriate values.
381 //-----
//-----
383 void __cdecl int16_function(Bit16u rAX, Bit16u rCX, Bit16u rFLAGS)
{
385     Bit8u    scan_code , ascii_code;
    Bit8u    shift_flags , led_flags;
387     Bit16u   kbd_code;

389     shift_flags = read_byte(0x0040, 0x0017);
    led_flags    = read_byte(0x0040, 0x0097);
391

    switch(GETAH()) {
393         case 0x00:        // read keyboard input
            if(!dequeue_key(&scan_code, &ascii_code, 1)) {                // if
                // returns a 0
395                BX_PANIC("KBD: _int16h: _out_of_keyboard_input\n");    // that
                // means no key strokes waiting
            }
397             if(scan_code !=0 && ascii_code == 0xF0) ascii_code = 0;
            else if(ascii_code == 0xE0)                ascii_code = 0;
399             kbd_code = (scan_code << 8) | ascii_code;
            SET_AX(kbd_code);
401             break;

403         case 0x01:        // check keyboard status
            if(dequeue_key(&scan_code, &ascii_code, 0)) {    // We have received
                // a key
405                 if(scan_code !=0 && ascii_code == 0xF0) ascii_code = 0;
                else if(ascii_code == 0xE0)                ascii_code = 0;
407                 kbd_code = (scan_code << 8) | ascii_code;
                SET_AX(kbd_code);
409                 CLEAR_ZF();
            }
411             else {                // if dequeue returns 0 then no key is waiting
                SET_ZF();            // Setting the zero flag means no key strokes
                // waiting
413             }
            break;
415

        case 0x02:        // get shift flag status

```

```

417         shift_flags = read_byte(0x0040, 0x17);
SET_AL(shift_flags);           // Sets the AL register on the
                                stack
419     break;

421     case 0x05: // store key-stroke into buffer
        if(!enqueue_key(GET_CH(), GET_CL())) SET_AL(0x01);
423     else SET_AL(0x00);
        break;

425
427     case 0x09: // GET KEYBOARD FUNCTIONALITY
        // bit Bochs Description
        // 7 0 reserved
429     // 6 0 INT 16/AH=20h-22h supported (122-key keyboard support)
        // 5 1 INT 16/AH=10h-12h supported (enhanced keyboard support)
431     // 4 1 INT 16/AH=0Ah supported
        // 3 0 INT 16/AX=0306h supported
433     // 2 0 INT 16/AX=0305h supported
        // 1 0 INT 16/AX=0304h supported
435     // 0 0 INT 16/AX=0300h supported
        SET_AL(0x30);

437
        break;

439
441     case 0x10: // read MF-II keyboard input
        if(!dequeue_key(&scan_code, &ascii_code, 1) ) {
443             BX_PANIC("KBD: _int16h: _out_of_keyboard_input\n");
        }
        if(scan_code !=0 && ascii_code == 0xF0) ascii_code = 0;
445     kbd_code = (scan_code << 8) | ascii_code;
        SET_AX(kbd_code);
447     break;

449
451     case 0x11: // check MF-II keyboard status
        if(!dequeue_key(&scan_code, &ascii_code, 0) ) {
453             SET_ZF();
            return;
        }
        if(scan_code !=0 && ascii_code == 0xF0) ascii_code = 0;
455     kbd_code = (scan_code << 8) | ascii_code;
        SET_AX(kbd_code);
457     CLEAR_ZF();

```

```

459         break;

460     case 0x12: // get extended keyboard status
461         shift_flags = read_byte(0x0040, 0x17);
462         SET_AL(shift_flags);
463         shift_flags = read_byte(0x0040, 0x18) & 0x73;
464         shift_flags |= read_byte(0x0040, 0x96) & 0x0c;
465         SET_AL(shift_flags);
466         break;

467     case 0x92: // keyboard capability check called by DOS 5.0+
468         keyb *
469         SET_AL(0x80); // function int16 ah=0x10-0x12 supported
470         break;

471     case 0xA2: // 122 keys capability check called by DOS 5.0+ keyb
472         break; // don't change AH : function int16 ah=0x20-0x22 NOT
473         supported

474     case 0x6F:
475         if(GET_AL() == 0x08) SET_AL(0x02); // unsupported, aka normal
476         keyboard

477     default:
478         bios_printf(BIOS_PRINTF_INFO, "KBD: _unsupported_int_16h_function_%02
479             x\n", GET_AH());
480         break;
481 }
482 }
483
484 //-----
485 // Enqueue Key
486 //-----
487 static BOOL enqueue_key(Bit8u scan_code, Bit8u ascii_code)
488 {
489     Bit16u buffer_start, buffer_end, buffer_head, buffer_tail, temp_tail;

490     buffer_start = read_word(0x0040, 0x0080);
491     buffer_end = read_word(0x0040, 0x0082);
492     buffer_head = read_word(0x0040, 0x001A);
493     buffer_tail = read_word(0x0040, 0x001C);

494     temp_tail = buffer_tail;

```

```

497     buffer_tail += 2;
        if(buffer_tail >= buffer_end) buffer_tail = buffer_start;
499     if(buffer_tail == buffer_head) return(0);    // Buffer over run

501     write_byte(0x0040, temp_tail, ascii_code);
        write_byte(0x0040, temp_tail+1, scan_code);
503     write_word(0x0040, 0x001C, buffer_tail);
        return(1);
505 }

507 //-----
508 //-----
509 // INT09 Support function
510 //-----
511 //-----

void __cdecl int09_function(Bit16u rAX)
513 {
    Bit8u scancode, ascicode, shift_flags;
515     Bit8u mf2_flags, mf2_state;

517     scancode = GET_AL();    // DS has been set to F000 before call
    if(scancode == 0) {
519         BX.INFO("KBD: _int09_handler: _AL=0\n");
        return;
521     }

523     shift_flags = read_byte(0x0040, 0x17);
    mf2_flags = read_byte(0x0040, 0x18);
525     mf2_state = read_byte(0x0040, 0x96);
    ascicode = 0;

527     switch(scancode) {
529         case 0x3a:                // Caps Lock press
            shift_flags ^= 0x40;
531            write_byte(0x0040, 0x17, shift_flags);
            mf2_flags |= 0x40;
533            write_byte(0x0040, 0x18, mf2_flags);
            break;

535         case 0xba:                // Caps Lock release
537            mf2_flags &= ~0x40;
            write_byte(0x0040, 0x18, mf2_flags);
539            break;

```

```

541     case 0x2a:                // L Shift press
        shift_flags |= 0x02;
543     write_byte(0x0040, 0x17, shift_flags);
        break;
545
        case 0xaa:                // L Shift release
547     shift_flags &= ~0x02;
        write_byte(0x0040, 0x17, shift_flags);
549     break;

551     case 0x36:                // R Shift press
        shift_flags |= 0x01;
553     write_byte(0x0040, 0x17, shift_flags);
        break;
555
        case 0xb6:                // R Shift release
557     shift_flags &= ~0x01;
        write_byte(0x0040, 0x17, shift_flags);
559     break;

561     case 0x1d:                // Ctrl press
        if((mf2_state & 0x01) == 0) {
563         shift_flags |= 0x04;
        write_byte(0x0040, 0x17, shift_flags);
565         if(mf2_state & 0x02) {
            mf2_state |= 0x04;
567         write_byte(0x0040, 0x96, mf2_state);
        }
569         else {
            mf2_flags |= 0x01;
571         write_byte(0x0040, 0x18, mf2_flags);
        }
573     }
        break;
575
        case 0x9d: // Ctrl release
577     if((mf2_state & 0x01) == 0) {
        shift_flags &= ~0x04;
579     write_byte(0x0040, 0x17, shift_flags);
        if(mf2_state & 0x02) {
581         mf2_state &= ~0x04;
        write_byte(0x0040, 0x96, mf2_state);

```

```

583         }
           else {
585             mf2_flags &= ~0x01;
               write_byte(0x0040, 0x18, mf2_flags);
587         }
           }
589     break;

591     case 0x38: // Alt press
        shift_flags |= 0x08;
593        write_byte(0x0040, 0x17, shift_flags);
        if(mf2_state & 0x02) {
595            mf2_state |= 0x08;
                write_byte(0x0040, 0x96, mf2_state);
597        }
        else {
599            mf2_flags |= 0x02;
                write_byte(0x0040, 0x18, mf2_flags);
601        }
        break;

603

        case 0xb8: // Alt release
595            shift_flags &= ~0x08;
                write_byte(0x0040, 0x17, shift_flags);
607            if(mf2_state & 0x02) {
                mf2_state &= ~0x08;
609                write_byte(0x0040, 0x96, mf2_state);
            }
611            else {
                mf2_flags &= ~0x02;
613                write_byte(0x0040, 0x18, mf2_flags);
            }
615            break;

617

        case 0x45: // Num Lock press
            if((mf2_state & 0x03) == 0) {
619                mf2_flags |= 0x20;
                    write_byte(0x0040, 0x18, mf2_flags);
621                shift_flags ^= 0x20;
                    write_byte(0x0040, 0x17, shift_flags);
623            }
            break;

625

```



```

627     case 0xc5: // Num Lock release
        if((mf2_state & 0x03) == 0) {
629             mf2_flags &= ~0x20;
            write_byte(0x0040, 0x18, mf2_flags);
        }
631     break;

633     case 0x46: // Scroll Lock press
        mf2_flags |= 0x10;
635         write_byte(0x0040, 0x18, mf2_flags);
        shift_flags ^= 0x10;
637         write_byte(0x0040, 0x17, shift_flags);
        break;

639

        case 0xc6: // Scroll Lock release
641             mf2_flags &= ~0x10;
            write_byte(0x0040, 0x18, mf2_flags);
643             break;

645     default:
        if(scancode & 0x80) {
647             break; // toss key releases ...
        }
649         if(scancode > MAX_SCAN_CODE) {
            bios_printf(BIOS_PRINTF_INFO, "KBD: _int09h_handler(): _unknown_
                scancode_read: _0x%02x!\n", scancode);
651             return;
        }
653         if(shift_flags & 0x08) { // ALT
            ascicode = scan_to_scanascii[scancode].alt;
655             scancode = scan_to_scanascii[scancode].alt >> 8;
        }
657         else if(shift_flags & 0x04) { // CONTROL
            ascicode = scan_to_scanascii[scancode].control;
659             scancode = scan_to_scanascii[scancode].control >> 8;
        }
661         else if(((mf2_state & 0x02) > 0) && ((scancode >= 0x47) && (
            scancode <= 0x53))) {
            ascicode = 0xe0; // extended keys handling
663             scancode = scan_to_scanascii[scancode].normal >> 8;
        }
665         else if(shift_flags & 0x03) { // LSHIFT + RSHIFT

```

```

        // check if lock state should be ignored because a SHIFT key
        // are pressed
667     if(shift_flags & scan_to_scanascii[scancode].lock_flags) {
        asciiicode = scan_to_scanascii[scancode].normal;
669     scancode = scan_to_scanascii[scancode].normal >> 8;
    }
671     else {
        asciiicode = scan_to_scanascii[scancode].shift;
673     scancode = scan_to_scanascii[scancode].shift >> 8;
    }
675 }
    else {          // check if lock is on
677     if(shift_flags & scan_to_scanascii[scancode].lock_flags) {
        asciiicode = scan_to_scanascii[scancode].shift;
679     scancode = scan_to_scanascii[scancode].shift >> 8;
    }
681     else {
        asciiicode = scan_to_scanascii[scancode].normal;
683     scancode = scan_to_scanascii[scancode].normal >> 8;
    }
685 }
    if(scancode==0 && asciiicode==0) {
687     BX_INFO("KBD: _int09h_handler(): _scancode & _asciiicode are _zero?\n");
    }
689     enqueue_key(scancode, asciiicode);
    break;
691 }
    if((scancode & 0x7f) != 0x1d) mf2_state &= ~0x01;
693 mf2_state &= ~0x02;
    write_byte(0x0040, 0x96, mf2_state);
695 }

697 //-----
698 //-----
699 // INT13 Interupt handler function
700 //-----
701 //-----
#define SET_DISK_RET_STATUS(status) write_byte(0x0040, 0x0074, status)
703 //-----
void __cdecl int13_harddisk(rDS, rES, rDI, rSI, rBP, rBX, rDX, rCX, rAX, rIP,
    rCS, rFLAGS)
705 Bit16u rDS, rES, rDI, rSI, rBP, rBX, rDX, rCX, rAX, rIP, rCS, rFLAGS;
{

```

```

707     Bit8u    drive, num_sectors, sector, head, status;
        Bit8u    drive_map, sd_error;
709     Bit8u    n_drives;
        Bit16u   max_cylinder, cylinder;
711     Bit16u   hd_cylinders;
        Bit8u    hd_heads, hd_sectors;
713     Bit8u    sector_count;
        Bit16u   tempbx;
715     Bit16u   addr_l, addr_h;
        Bit32u   log_sector;
717     Bit8u    tmp;

719     SET_IF();    // Turn on IF when Flag Register is popped off the stack

721     write_byte(0x0040, 0x008e, 0); // clear completion flag

723     // at this point, DL is >= 0x80 to be passed from the floppy int13h handler
        code
        // check how many disks first (cmos reg 0x12), return an error if drive not
        present
725     sd_error = read_byte(0x40, 0x8d);
        if(sd_error) drive_map = 0;
727     else          drive_map = 1;

729     n_drives = 1;

731     if(!(drive_map & (1<<(GET_DL()&0x7f)))) {    // allow 0, 1, or 2 disks
        SET_AL(0x01);                                // Set AL register while on
        the stack frame
733     SET_DISK_RET_STATUS(0x01);
        SET_CF();                                    // error occurred
735     return;
    }

737

    switch(GET_AH()) {    // AH = Disk command

739         case 0x00:                                // disk controller reset
            SET_AH(0x00);                            // Success
            SET_DISK_RET_STATUS(0);                    //
743            set_diskette_ret_status(0);
            set_diskette_current_cyl(0, 0);            // current cylinder, diskette 1
745            set_diskette_current_cyl(1, 0);          // current cylinder, diskette 2
            CLEAR_CF();                                // successful

```

```

747         break;

749     case 0x01:                                // read disk status
        status = read_byte(0x0040, 0x0074); //
751     SET_AH(status);                          // Return last status
        SET_DISK_RET_STATUS(0);              //
753     if(status) { SET_CF(); }                // set CF if error status read
        else { CLEAR_CF(); }                //
755     break;

757     case 0x04:                                // verify disk sectors
759     case 0x02:                                // read disk sectors
        drive = GET_DL();                    // Get drive number
        hd_cylinders = HD_CYLINDERS;        // get_hd_geometry(drive, &
            hd_cylinders, &hd_heads, &hd_sectors);
761     hd_heads = HD_HEADS;                    // fixed geometry:
        hd_sectors = HD_SECTORS;            // Hard drive sectors
763     num_sectors = GET_AL();                 // Number of sectors requested
        cylinder = (GET_CL() & 0x00c0) << 2 | GET_CH();
765     sector = (GET_CL() & 0x3f);
        head = GET_DH();

767     if((cylinder >= hd_cylinders) || (sector > hd_sectors) || (head >=
        hd_heads)) {
769         SET_AH(0x01);
        SET_DISK_RET_STATUS(1);
771         SET_CF();                          // error occurred
        return;
773     }
        if(GET_AH() == 0x04 ) {
775         SET_AH(0x00);
        SET_DISK_RET_STATUS(0);
777         CLEAR_CF();
        return;
779     }
        log_sector = ((Bit32u)cylinder) * ((Bit32u)hd_heads) * ((Bit32u)
            hd_sectors)
781         + ((Bit32u)head) * ((Bit32u)hd_sectors) + ((Bit32u)
            sector) - 1;

783     sector_count = 0;
        tempbx = rBX;
785

```

```

787  __asm { sti }    ///enable higher priority interrupts
      while(1) {
789          addr_l = ((Bit16u) log_sector) << 9;
          addr_h = (Bit16u) (log_sector >> 7);

791          __asm {
              mov     es, rES                // ES: destination segment
793              mov     di, tempbx            // DI: destination offset from
                  bx
              cmp     di, 0xfe00             // adjust if there will be an
                  overrun
795              jbe     i13_f02_no_adjust

797          i13_f02_adjust:
              sub     di, 0x0200             // sub 512 bytes from offset
799              mov     ax, es
              add     ax, 0x0020             // add 512 to segment
801              mov     es, ax

803          i13_f02_no_adjust:
              mov     bx, addr_l
805              mov     cx, addr_h

807              mov     dx, 0x0100           // SD card IO Port
              mov     ax, 0x51             // CS = 0, command CMD17
809              out     dx, ax
              mov     al, ch               // addr[31:24]
811              out     dx, al
              mov     al, cl               // addr[23:16]
813              out     dx, al
              mov     al, bh               // addr[15:8]
815              out     dx, al
              mov     al, bl               // addr[7:0]
817              out     dx, al
              mov     al, 0x0ff            // CRC (not used)
819              out     dx, al
              out     dx, al              // wait
821
          i13_f02_read_res_cmd17:
823              in      al, dx              // card response
              cmp     al, 0
825              jne     i13_f02_read_res_cmd17

```

```

827         i13_f02_read_tok_cmd17:      // read data token: 0xfe
            in     al, dx
829         cmp     al, 0xfe
            jne     i13_f02_read_tok_cmd17
831         mov     cx, 0x100

833         i13_f02_read_bytes:
            in     al, dx                // low byte
835         mov     bl, al
            in     al, dx                // high byte
837         mov     bh, al
            mov     word ptr es:[di], bx // eseg
839         add     di, 2
            loop   i13_f02_read_bytes

841
            mov     ax, 0xffff           //; we are done, retrieve checksum
843         out     dx, al                 //; Checksum, 1st byte
            out     dx, al                 //; Checksum, 2nd byte
845         out     dx, al                 //; wait
            out     dx, al                 //; wait
847         out     dx, ax                 //; CS = 1 (disable SD)

849         i13_f02_done:                 //;; store real DI register back to
            temp bx
            mov     tempbx, di
851     }
        sector_count++;
853     log_sector++;
        num_sectors--;
855     if(num_sectors) continue;
        else break;
857 }
    SET_AH(0x00);                        // Indicate success
859     SET_DISK_RET_STATUS(0);            // Set status
        SET_AL(sector_count);            // return sector count done
861     CLEAR_CF();                        // successful
        break;
863
case 0x03:                                // write disk sectors
865     drive = GET_DL();                  // get_hd_geometry(drive, &
        hd_cylinders, &hd_heads, &hd_sectors);
        hd_cylinders = HD.CYLINDERS;     // fixed geometry:
867     hd_heads = HD.HEADS;

```

```

869         hd_sectors    = HD_SECTORS;

num_sectors = GET_AL();
871     cylinder    = GET_CH();
cylinder    |= (((Bit16u) GET_CL()) << 2) & 0x300;
873     sector      = (GET_CL() & 0x3f);
head        = GET_DH();

875
    if((cylinder >= hd_cylinders) || (sector > hd_sectors) || (head >=
        hd_heads)) {
877         SET_AH(0x01);
        SET_DISK_RET_STATUS(1);
879         SET_CF();                // error occurred
        return;
881     }
    log_sector = ((Bit32u)cylinder) * ((Bit32u)hd_heads) * ((Bit32u)
        hd_sectors)
883         + ((Bit32u)head) * ((Bit32u)hd_sectors) + ((Bit32u)
            sector) - 1;

885     sector_count = 0;
    tempbx = rBX;

887
    __asm { sti } //;; enable higher priority interrupts
889     while(1) {
        addr_l = ((Bit16u) log_sector)<< 9;
891         addr_h = (Bit16u)(log_sector >> 7);

893         __asm {
            mov     es, rES                //;; ES: source segment
895            mov     si, tempbx            //;; SI: source offset from
                temp bx
            cmp     si, 0xfe00             //;; adjust if there will be an
                overrun
897            jbe     i13_f03_no_adjust

899            i13_f03_adjust:
                sub     si, 0x0200         //;; sub 512 bytes from offset
901                mov     ax, es
                add     ax, 0x0020         //;; add 512 to segment
903                mov     es, ax

905            i13_f03_no_adjust:

```

```

907         mov     bx, addr_l
          mov     cx, addr_h

909         mov     dx, 0x0100    ;; SD card Port
          mov     ax, 0x58      ;; CS = 0, SD card command CMD24
911         out     dx, ax
          mov     al, ch        ;; addr[31:24]
913         out     dx, al
          mov     al, cl        ;; addr[23:16]
915         out     dx, al
          mov     al, bh        ;; addr[15:8]
917         out     dx, al
          mov     al, bl        ;; addr[7:0]
919         out     dx, al
          mov     al, 0xff      ;; CRC (not used)
921         out     dx, al
          out     dx, al        ;; wait
923
          i13_f03_read_res_cmd24:
925             in     al, dx      ;; command response
             cmp     al, 0
927             jne    i13_f03_read_res_cmd24
             mov     al, 0xff     ;; wait
929             out     dx, al
             mov     al, 0xfe     ;; start of block: token 0xfe
931             out     dx, al
             mov     cx, 0x100
933
          i13_f03_write_bytes:
935             mov     ax, word ptr es:[si]    ;; eseg
             out     dx, al
937             mov     al, ah
             out     dx, al
939             add     si, 2
             loop    i13_f03_write_bytes
941
             mov     al, 0xff      ;; send dummy checksum
943             out     dx, al
             out     dx, al
945
             in     al, dx          ;; data response
947             and     al, 0x0f
             cmp     al, 0x05

```



```

949             je      i13_f03_good_write
                hlt                    /// problem writing
951
                i13_f03_good_write:    /// write finished?
953             in      al, dx
                cmp     al, 0
955             je      i13_f03_good_write

957             mov     ax, 0xffff        /// goodbye mr. writer!
                out     dx, al          /// wait
959             out     dx, al          /// wait
                out     dx, ax          /// CS = 1 (disable SD)

961
                i13_f03_done:    /// store real SI register back to temp bx
963             mov     tempbx, si
                }

965
                sector_count++;
967             log_sector++;
                num_sectors--;
969             if(num_sectors) continue;
                else             break;

971     }
    SET_AH(0x00);                /// Return success
973     SET_DISK_RET_STATUS(0);    /// Set Status
    SET_AL(sector_count);        /// Return sectors done
975     CLEAR_CF();               /// successful
    break;

977
    case 0x08:                   /// Get Current Drive Parameters
979         drive                 = GET_DL();    /// same as get_hd_geometry(drive, &
                hd_cylinders, &hd_heads, &hd_sectors);
                hd_cylinders = HD_CYLINDERS;  /// fixed geometry:
981         hd_heads              = HD_HEADS;
                hd_sectors      = HD_SECTORS;
983         max_cylinder = hd_cylinders - 2; /// 0 based
                SET_AL(0x00);
985         tmp = (Bit8u)(max_cylinder & 0xff);
                SET_CH(tmp);
987         tmp = (Bit8u)((((max_cylinder >> 2) & 0xc0) | (hd_sectors & 0x3f)));
                SET_CL(tmp);
989         tmp = (hd_heads - 1);
                SET_DH(tmp);

```

```

991         SET_DL(n_drives);           // returns 0, 1, or 2 hard drives
          SET_AH(0x00);
993         SET_DISK_RET_STATUS(0);
          CLEAR_CF();                 // successful
995         break;

997     case 0x09:           // initialize drive parameters
998     case 0x0c:           // seek to specified cylinder
999     case 0x0d:           // alternate disk reset
1000    case 0x10:           // check drive ready
1001    case 0x11:           // recalibrate
          SET_AH(0x00);
1003         SET_DISK_RET_STATUS(0);
          CLEAR_CF();                 // successful
1005         break;

1007     case 0x14:           // controller internal diagnostic
          SET_AH(0x00);               // Status
1009         SET_DISK_RET_STATUS(0);
          CLEAR_CF();                 // successful
1011         SET_AL(0x00);         // Probably not needed
          break;

1013
1014     case 0x15:           // read disk drive size
1015         drive = GET_DL();           // same as get_hd_geometry(drive, &
          hd_cylinders, &hd_heads, &hd_sectors);
          hd_cylinders = HD_CYLINDERS; // fixed geometry:
1017         hd_heads = HD_HEADS;
          hd_sectors = HD_SECTORS;
1019
          __asm {
1021             mov  al, hd_heads        //;; al = heads
             mov  bl, hd_sectors      //;; bl = sectors
1023             mul  bl                  //;; ax = al * bl = heads *
                                     sectors
             mov  bx, hd_cylinders    //;; bx = cylinders
1025             dec  bx                  //;; bx = cylinders - 1
             mul  bx                  //;; dx:ax = bx*ax = (cylinders
                                     -1) * (heads * sectors)
1027             mov  ss:rCX, dx          //;; BIOS wants 32bit result in
                                     CX:DX
             mov  ss:rDX, ax          //;; which will be returned on
                                     the stack

```

```

1029     }

1031     SET_AH(0x03);           // hard disk accessible
1032     SET_DISK_RET_STATUS(0); // ??? should this be 0
1033     CLEAR_CF();             // successful
1034     break;

1035
1036     default :
1037         BX_INFO("int13_harddisk:_function_%02xh_unsupported,_returns_fail\n", GET_AH());
1038         SET_AH(0x01); // defaults to invalid function in AH or invalid
1039                        // parameter
1040         SET_DISK_RET_STATUS(GET_AH());
1041         SET_CF();        // error occurred
1042         break;
1043     }
1044 }

1045 //-----
1046 //-----
1047 // Transfer Sector drive
1048 //-----
1049 //-----

1050 static void transf_sect_drive_a(Bit16u s_segment, Bit16u s_offset)
1051 {
1052     __asm {
1053         push    ax
1054         push    bx
1055         push    cx
1056         push    dx
1057         push    di
1058         push    ds

1059
1060         mov     ax, s_segment    // segment
1061         mov     ds, ax
1062         mov     bx, s_offset     // offset
1063         cmp     bx, 0xfe00       // adjust if there will be an overrun
1064         jbe     transf_no_adjust

1065
1066         sub     bx, 0x0200       // sub 512 bytes from offset
1067         mov     ax, ds
1068         add     ax, 0x0020       // add 512 to segment
1069         mov     ds, ax

```

```

1071     transf_no_adjust:
                mov     dx, 0xe000
1073             mov     cx, 256
                xor     di, di
1075     one_sect:  in      ax, dx                // read word from flash
                mov     ds:[bx+di], ax          // write word
1077             inc     dx
                inc     dx
1079             inc     di
                inc     di
1081             loop    one_sect
                pop     ds
1083             pop     di
                pop     dx
1085             pop     cx
                pop     bx
1087             pop     ax
        }
1089 }

1091 //-----
1092 //-----
1093 // The principle of this routine is to copy directly from flash to the ram disk
1094 // Using the same call that is used to read the flash disk. This routine is
1095 // called from The assembly section during post. It is commented out here
1096 // Because it was also commented out in the original zet bios and I tried
1097 // uncommenting it there and building the old way and it did not work. It does
1098 // not work here either. I have not been able to debug it. Maybe someone can
1099 // figure it out. It would be nice to have, but it is not working right now.
1100 //-----
1101 //-----
void MakeRamdisk(void)
1103 {
1104     /*
1105         Bit16u Sector, base_count;
1106         outb(EMS_ENABLE_REG, EMS_ENABLE_VAL);                // Turn on EMS from 0
1107         xB0000 - 0xBFFFF
1108         for(Sector = 0; Sector < SECTOR_COUNT; Sector++) {    // Configure the sector
1109             address
1110             outw(FLASH_PAGE_REG, Sector);                    // Select the Flash
1111             Disk Sector

```

```

1109     base_count = GetRamdiskSector(Sector); // Select the Flash Page and
        get the address within the page of the Sector
        transf_sect_drive_a(EMS_SECTOR_OFFSET, base_count); // We now have
        the correct page of flash selected and the sector is always in the
        same place so just pass the place to copy it too
1111 }
    */
1113 }
    //-----
1115 //-----
    // The RAM Disk is stored at 0x110000 to 0x277FFF in the SDRAM
1117 //-----
    //-----
1119 static Bit16u GetRamdiskSector(Bit16u Sector)
{
1121     Bit16u Page;
        // The bits above the upper five bits tells us which memory location
1123     // The lower five bits tells us where in the 16K Page the Sector is
        Page = RAM_DISK_BASE + (Sector >> 5);
1125     outb(EMS_PAGE1_REG, Page); // Set the first 16K
        return((Sector & 0x001F) << 9); // Return the memory location within the
        sector
1127 }

1129 //-----
    //-----
1131 // INT13 Diskette service function
    //-----
1133 //-----
    void __cdecl int13_diskette_function(rDS, rES, rDI, rSI, rBP, rBX, rDX, rCX,
        rAX, rIP, rCS, rFLAGS)
1135 Bit16u rDS, rES, rDI, rSI, rBP, rBX, rDX, rCX, rAX, rIP, rCS, rFLAGS;
{
1137     Bit8u drive, num_sectors, track, sector, head;
        Bit8u drive_type, num_floppies;
1139     Bit16u last_addr, base_address, base_count;
        Bit16u log_sector, j, RamAddress;
1141
        SET_IF(); // Turn on IF when Flag Register is popped off the stack
1143     switch(GETAH()) {

1145         case 0x00: // Disk controller reset

```

```

drive = GET_DL();      // Was here but that meant that drive was not
                        set for other cases
1147 set_diskette_ret_status(0);
      set_diskette_current_cyl(drive, 0); // Current cylinder
1149 SET_AH(0);          // disk operation status (see ~
                        INT 13,STATUS~)
      CLEAR_CF();       // CF = 0 if Successful
1151 break;

1153 case 0x01:          // Disk status
      set_diskette_ret_status(0);
1155 SET_AL(0);          // no error
      CLEAR_CF();       // CF = 0 if Successful
1157 break;

1159 case 0x02:          // Read Diskette Sectors
      num_sectors = GET_AL(); // number of sectors to read (1-128 dec
                              .)
1161 track      = GET_CH(); // track/cylinder number (0-1023 dec.,
                              see below)
      sector    = GET_CL(); // CL = sector number (1-17 dec.)
1163 head      = GET_DH(); // head number (0-15 dec.)
      drive     = GET_DL(); // drive number (0=A:, 1=2nd floppy, 80
                              h=drive 0, 81h=drive 1)
1165
      if((drive > 1) || (head > 1) || (sector == 0) || (num_sectors == 0)
          || (num_sectors > 72)) {
1167         BX_INFO("int13_diskette:_read/write/verify:_parameter_out_of_
                    range\n");
         set_diskette_ret_status(1);
1169         SET_AH(1);
         SET_AL(0); // No sectors have been read
1171         SET_CF(); // An error occurred
         return;
1173     }

1175     log_sector = track * 36 + head * 18 + sector - 1; // Calculate
                    the first sector we are going to read
      if(drive == DRIVE_A) { // This is the Flash Based Drive
1177         for(j = 0; j < num_sectors; j++) {
            outw(FLASH_PAGE_REG, log_sector + j); // We now have
                    the correct page of flash selected

```

```

1179         transf_sect_drive_a(rES, (rBX + (j << 9))); // now just
           pass the place to copy it too, j<<9 is the same thing
           as multiplying by 512
       } // a good
           optimizing compiler probably does this for you anyway
1181     }
     else { // This is the SDRAM based drive
1183         base_address = (rES << 4) + rBX; // Base Address is
           upper 12 bits of segment + offset
         base_count = (num_sectors * 512); // Number of bytes
           to be transfered
1185         last_addr = base_address + base_count - 1; // Compute the last
           address is in the same segment
         if (last_addr < base_address) { // If the last
           address is less than the base then there must have been an
           overflow above !
1187             BX.INFO("int13_diskette_-_03:_64K_boundary_overrun\n");
             SET_AH(0x09);
1189             set_diskette_ret_status(0x09);
             SET_AL(0x00); // No
                 sectors have been read
1191             SET_CF(); // An
                 error occurred
             return;
1193         }
         for (j = 0; j < num_sectors; j++) {
1195             BX.INFO("int13_diskette_-_02:_Accessing_ramdisk\n");
             RamAddress = GetRamdiskSector(log_sector + j); // Pass in
                 the sector which will set the right RAM page and give
                 back the ram address
1197             base_count = base_address + (j << 9);
             memcpyb(last_addr, base_count, EMS.SECTOR.OFFSET,
                 RamAddress, SECTOR.SIZE); // Copy the sector
1199         }
     }
1201     set_diskette_current_cyl(drive, track); // ??? should track be new
           val from return_status[3] ?
     SET_AH(0); // AH = 0, sucess AL = number of sectors read (same
           value as passed)
1203     CLEAR_CF(); // success
     break;
1205
case 0x08: // read diskette drive parameters

```

```

1207     drive = GET_DL();          //BX_DEBUG_INT13_FL("floppy f08\n");
    if(drive > 1) {
1209         BX_INFO("int13_diskette_-_08:_drive_>1\n");
        SET_AX(0);
1211         SET_BX(0);
        SET_CX(0);
1213         SET_DX(0);
        SET_WORD(rES, 0);
1215         SET_WORD(rDI, 0);
        SET_DL(num_floppies);
1217         SET_CF();
        return;
1219     }
    drive_type = 0x44;          /// inb_cmos(0x10);
1221    num_floppies = 0;
    if(drive_type & 0xf0) num_floppies++;
1223    if(drive_type & 0x0f) num_floppies++;
    if(drive == 0) drive_type >>= 4;
1225    else          drive_type &= 0x0f;
    SET_BH(0);
1227    SET_BL(drive_type);        // CMOS Drive type
    SET_AH(0);
1229    SET_AL(0);
    SET_DL(num_floppies);
1231    switch(drive_type) {
        case 0:                // none
1233        SET_CX(0x00);          // N/A
        SET_DH(0x00);          // max head #
1235        break;

        case 1:                // 360KB, 5.25"
1237        SET_CX(0x2709);        // 40 tracks, 9 sectors
1239        SET_DH(0x01);        // max head #
        break;

        case 2:                // 1.2MB, 5.25"
1241        SET_CX(0x4f0f);        // 80 tracks, 15 sectors
1243        SET_DH(0x01);        // max head #
1245        break;

        case 3:                // 720KB, 3.5"
1247        SET_CX(0x4f09);        // 80 tracks, 9 sectors
1249        SET_DH(0x01);        // max head #

```



```

1251         break;

1253     case 4:                                     // 1.44MB, 3.5"
        SET_CX(0x4f12);                         // 80 tracks, 18 sectors
        SET_DH(0x01);                           // max head #
1255         break;

1257     case 5:                                     // 2.88MB, 3.5"
        SET_CX(0x4f24);                         // 80 tracks, 36 sectors
1259         SET_DH(0x01);                         // max head #
        break;

1261     case 6:                                     // 160k, 5.25"
        SET_CX(0x2708);                         // 40 tracks, 8 sectors
1263         SET_DH(0x00);                         // max head #
1265         break;

1267     case 7:                                     // 180k, 5.25"
        SET_CX(0x2709);                         // 40 tracks, 9 sectors
1269         SET_DH(0x00);                         // max head #
        break;

1271     case 8:                                     // 320k, 5.25"
        SET_CX(0x2708);                         // 40 tracks, 8 sectors
1273         SET_DH(0x01);                         // max head #
1275         break;

1277     default:                                   // Something went wrong
        BX_PANIC("floppy:_int13:_bad_floppy_type\n");
1279         break;
    }

1281    SET_WORD(rDI, 0xefc7); // This table is hard coded into the bios
                           // at this location
    SET_WORD(rES, 0xf000); // This is done for compatibility purposes
1283    CLEAR_CF();           // success, disk status not changed upon
                           // success
    break;

1285 case 0x15:                // read diskette drive type
1287     drive = GET_DL();     // BX_DEBUG_INT13_FL("floppy f15\n");
    if(drive > 1) {
1289         BX_INFO("int13_diskette_-_15:_drive_>1\n");
        SET_AH(0);         // only 2 drives supported

```

```

1291         SET_CF();                // set_diskette_ret_status here ???
        return;
1293     }
    drive_type = 0x44;                // inb_cmos(0x10);
1295     if(drive == 0) drive_type >>= 4;
    else drive_type &= 0x0f;
1297     if(drive_type == 0) SET_AH(0); // drive not present
    else SET_AH(1); // drive present, does not support
        change line
1299     CLEAR_CF();                    // successful
    break;
1301
    case 0x03:                        // Write disk sector
1303         num_sectors = GET_AL();    // number of sectors to write (1-128
            dec.)
        track = GET_CH();           // track/cylinder number (0-1023 dec.)
1305         sector = GET_CL();        // sector number (1-17 dec., see below)
        head = GET_DH();           // DH = head number (0-15 dec.)
1307         drive = GET_DL();         // drive number (0=A:, 1=2nd floppy, 80
            h=drive 0, 81h=drive 1)

1309         if(drive == DRIVE_B) {    // Writing only works on Drive B
            if((drive > 1) || (head > 1) || (sector == 0) || (num_sectors
                == 0) || (num_sectors > 72)) {
1311                 BX.INFO("int13_diskette:_read/write/verify:_parameter_out_
                    of_range\n");
                SET_AH(0x01);
1313                 set_diskette_ret_status(1);
                SET_AL(0x00);        // No sectors have
                    been read
1315                 SET_CF();          // An error occurred
                return;
1317             }
            base_address = (rES << 4) + rBX;        // Base Address is
                upper 12 bits of segment + offset
1319            base_count = (num_sectors * 512);      // Number of bytes
                to be transfered
            last_addr = base_address + base_count -1; // Compute the last
                address is in the same segment
1321            if(last_addr < base_address) {        // If the last
                address is less than the base then there must have been an
                overflow above !
                BX.INFO("int13_diskette_--_03:_64K_boundary_overnrun\n");

```

```

1323         SET_AH(0x09);
           set_diskette_ret_status(0x09);
1325         SET_AL(0x00); // No
           sectors have been read
           SET_CF(); // An
           error occurred
1327         return;
       }
1329     log_sector = track * 36 + head * 18 + sector - 1; //
           Calculate the first sector we are going to read

           // This is the SDRAM based drive
           for(j = 0; j < num_sectors; j++) {
1333             RamAddress = GetRamdiskSector(log_sector + j); // Pass in
           the sector which will set the right RAM page and give
           back the ram address
           base_count = base_address + (j << 9);
1335             memcpyb(EMS.SECTOR_OFFSET, RamAddress, rES, base_count,
           SECTOR_SIZE); // Copy the sector
           }
1337             set_diskette_current_cyl(drive, track); // ??? should track
           be new val from return_status[3] ?
           SET_AH(0x00); // success - AL = number of sectors read (same
           value as passed)
1339             CLEAR_CF(); // success
           break;
1341         }
       default: // If not B Drive, then Fall Through to error message
1343         BX.INFO("int13_diskette:_unsupported_AH=%02x\n", GET_AH());
           SET_AH(0x01); // signal error
           set_diskette_ret_status(1);
           SET_CF();
1347         break;
     }
1349 }
//-----
1351 static void set_diskette_ret_status(Bit8u value)
{
1353     write_byte(0x0040, 0x0041, value);
}
1355 //-----
static void set_diskette_current_cyl(Bit8u drive, Bit8u cyl)
1357 {

```

```

1359     if(drive > 1) drive = 1;    // Temporary hack: for MSDOS
        write_byte(0x0040, 0x0094 + drive, cyl);
1361 }
1362 //-----
1363 //-----
1364 // Get boot vector - only called by INT19 Support Function
1365 //-----
1366 //-----
1367 static Bit8u get_boot_vector(Bit16u i, ipl_entry_t BASESTK *e)
1368 {
1369     Bit16u count;
1370     Bit16u ss = get_SS();
1371     count = read_word(IPL_SEG, IPL_COUNT_OFFSET); // Get the count of boot
        devices, and refuse to overrun the array
1372     if(i >= count) return(0); // OK to read this device
1373     memcpyb(ss, (Bit16u)e, IPL_SEG, IPL_TABLE_OFFSET + i * sizeof(*e), sizeof(*
        e));
1374     return(1);
1375 }
1376 //-----
1377 //-----
1378 // print_boot_device - displays the boot device - only called by INT19 Support
        Function
1379 //-----
1380 //-----
1381 static void print_boot_device(ipl_entry_t BASESTK *e)
1382 {
1383     Bit16u type;
1384     char description[33];
1385     Bit16u ss = get_SS();
1386     type = e->type;
1387
1388     if(type == IPL_TYPE_BEV) type = 0x04; // NIC appears as type 0x80
1389     if(type == 0 || type > 0x04) BX_PANIC("Bad_drive_type\n");
1390
1391     bios_printf(BIOS_PRINTF_SCREEN, "Booting_device: %s", drivetypes[type]);
1392
1393     if(type == 4 && e->description != 0) { // print product string if BEV,
        first 32 bytes are significant
1394         memcpyb(ss, (Bit16u)&description, (Bit16u)(e->description >> 16), (
            Bit16u)(e->description & 0xffff), 32);

```

```

1397         description[32] = 0; // terminate string
        bios_printf(BIOS_PRINTF_SCREEN, "%S", ss, description);
    }
1399     bios_printf(BIOS_PRINTF_SCREEN, "\n\n");
}
1401
1403 //-----
1405 //-----
1407 // INT19 Support Function
1409 //-----
1411 //-----
1413 void __cdecl int19_function(void)
1415 {
    Bit16u bootdev;
    Bit8u  bootdrv;
1411    Bit16u bootseg;
    Bit16u bootip;
1413    Bit16u status;
    ipl_entry_t e;
1415
    // Here we assume that BX.ELTORITO_BOOT is defined, so
1417    // CMOS regs 0x3D and 0x38 contain the boot sequence:
    // CMOS reg 0x3D & 0x0f : 1st boot device
1419    // CMOS reg 0x3D & 0xf0 : 2nd boot device
    // CMOS reg 0x38 & 0xf0 : 3rd boot device
1421    // boot device codes:
    // 0x00 : not defined
1423    // 0x01 : first floppy
    // 0x02 : first harddrive
1425    // 0x03 : first cdrom
    // 0x04 - 0x0f : PnP expansion ROMs (e.g. Etherboot)
1427    // else : boot failure

1429    bootdev = read_word(IPL_SEG, IPL_SEQUENCE_OFFSET); // Read user selected
        device
    bootdev -= 1; // Translate from CMOS runes to an IPL table offset by
        subtracting 1
1431
    if(get_boot_vector(bootdev, &e) == 0) { // Read the boot device from
        the IPL table
1433        printf("Invalid boot device (0x%x)\n", bootdev);
        return;
1435    }

```

```

1437 // Do the loading, and set up vector as a far pointer to the boot
1438 // address, and bootdrv as the boot drive
1439 print_boot_device(&e);
1440
1441 switch(e.type) {
1442     case IPL_TYPE_FLOPPY: // FDD
1443     case IPL_TYPE_HARDDISK: // HDD
1444         bootdrv = (e.type == IPL_TYPE_HARDDISK) ? 0x80 : 0x00;
1445         bootseg = 0x07c0;
1446         status = 0;
1447
1448         __asm {
1449             // This little routine loads the DOS
1450             // boot sector from disk into the boot
1451             // location
1452             push ax
1453             push bx
1454             push cx
1455             push dx
1456             mov dl, bootdrv // This is the boot drive
1457             mov ax, bootseg // This is the boot segment
1458             mov es, ax // Load segment into ES
1459             xor bx, bx // Offset is zero
1460             mov ah, 0x02 // Disk function 2, read diskette
1461             // sector
1462             mov al, 0x01 // Read 1 sector
1463             mov ch, 0x00 // From track 0
1464             mov cl, 0x01 // and sector 1
1465             mov dh, 0x00 // using head 0
1466             int 0x13 // Call the read sector bios function
1467             jnc int19_load_done // If Carry flag is clear, then status
1468             // is good
1469             mov ax, 0x0001 // If not then set status flag to bad
1470             mov status, ax // Store it
1471         int19_load_done: // Exit the function
1472             pop dx // By popping our regs
1473             pop cx
1474             pop bx
1475             pop ax
1476         }
1477
1478         if(status != 0) { // Indicates we had a disk
1479             // error
1480             print_boot_failure(e.type, 1); // show "could not read the
1481             // boot disk"

```

```

1475         return;
1476     }
1477     if(read_word(bootseg, 0x01fe)!= 0xaa55) {    // this is the magic
        number
        print_boot_failure(e.type, 0);            // "not a bootable
        disk"
1479     return;
1480 }
1481
        bootip  = (bootseg & 0x0fff) << 4;        // Canonicalize bootseg
        : bootip
1483     bootseg &= 0xf000;                            // For the right place
        to jump to
        break;
1485
    default:                                        // if here then the
        disk is no good
1487     return;
1488 }
1489
BXINFO(" Booting from _%x:%x\n", bootseg, bootip);    // Debugging info
1491
__asm {
        // This routine Jumps to the boot vector we just
        loaded
1493     pushf                // iret pops ip, then cs, then flags, so push them
        in the opposite order.
        mov ax, bootseg    // Here is the return segment to jump to
1495     push ax              // push it so it will get popped when we iret
        mov ax, bootip     // Jump to the start
1497     push ax              // again push it for later
        mov ax, 0xaa55     // Set the magic number in ax and the boot drive in
        dl.
1499     mov dl, bootdrv      // Set the boot drive number
        xor bx, bx         // Clear BX register
1501     mov ds, bx          // Data segment DS = 0
        mov es, bx         // Also set ES to 0
1503     mov bp, bx          // Base pointer = 0
        iret               // Now Go!
1505 }
1507 }

```

```

1509 //-----
1511 // BOOT HALT
1513 //-----
void __cdecl boot_halt(void)
1515 {
    printf("No more devices to boot - System halted.\n");
1517 }

1519 //-----
1521 // INT 1A Support function - Time-of-day Service Entry Point
// Input:  AH = 00
1523 // Output:
//          AL = midnight flag, 1 if 24 hours passed since reset
1525 //          CX = high order word of tick count
//          DX = low order word of tick count
1527 // - incremented approximately 18.206 times per second
// - at midnight CX:DX is zero
1529 // - this function can be called in a program to assure the date is
//   updated after midnight; this will avoid the passing two midnights
1531 //-----
void __cdecl int1a_function(rAX, rCX, rDX, rDI, rSI, rBP, rBX, rDS, rIP, rCS,
    rFLAGS)
    Bit16u rAX, rCX, rDX, rDI, rSI, rBP, rBX, rDS, rIP, rCS, rFLAGS;
1535 {
    Bit16u ticks_low;
1537    Bit16u ticks_high;
    Bit8u  midnight_flag;

1539    __asm { sti }
1541    switch(GET_AL()) {
        case 0:                // get current clock count
1543        __asm { cli }
            ticks_low    = read_word(0x0040, 0x006C);
1545            ticks_high   = read_word(0x0040, 0x006E);
            midnight_flag = read_byte(0x0040, 0x0070);

1547            SET_CX(ticks_high);
1549            SET_DX(ticks_low);
            SET_AL(midnight_flag);

```



```

1551         write_byte(0x0040, 0x0070, 0); // reset flag
1553         __asm { sti }
            CLEAR_CF(); // OK AH already 0
1555         break;

1557     default:
            SET_CF(); // Unsupported
1559 }
}
1561

1563 //-----
1564 // End
1565 //-----

```

7.4 Hardware Description for FPGA RAM

```

// -----
2 // -----
// Module:      WB_Flash.v
4 // Description: Wishbone Flash RAM core.
// -----
6 // -----

module WB_Flash(
8     input                wb_clk_i, // Wishbone slave interface
9     input                wb_rst_i,
10    input                [15:0] wb_dat_i,
11    output               [15:0] wb_dat_o,
12    input                wb_we_i,
13    input                [ 1:0] wb_adr_i, // Wishbone address lines
14    input                [ 1:0] wb_sel_i,
15    input                wb_stb_i,
16    input                wb_cyc_i,
17    output reg           wb_ack_o,
18
19    output               [21:0] flash_addr_, // Pad signals
20    input                [15:0] flash_data_,
21    output               flash_we_n_,
22    output               flash_oe_n_,
23    output               flash_ce_n_,
24    output               flash_rst_n_
);

```

```

26    assign flash_rst_n_ = 1'b1;
28    assign flash_we_n_ = 1'b1;
    assign flash_oe_n_ = !op;
30    assign flash_ce_n_ = !op;
    assign flash_addr_ = address;
32    assign wb_dat_o    = flash_data_;
    wire  op            = wb_stb_i & wb_cyc_i;
34    wire  wr_command   = op          & wb_we_i;          // Wishbone write
                access Singal

36    always @(posedge wb_clk_i or posedge wb_rst_i) begin          // Synchronous
        if(wb_rst_i) wb_ack_o <= 1'b0;
38        else          wb_ack_o <= op & ~wb_ack_o; // one clock delay on acknowledge
                output
    end

40    // _____
42    // Register addresses and defaults
    // _____

44    `define FLASH_ALO    2'h1    // Write only - Lower 16 bits of address lines
45    `define FLASH_AHI    2'h2    // Write only - Upper 6 bits of address lines
46    reg  [21:0] address;
    always @(posedge wb_clk_i or posedge wb_rst_i) begin          // Synchronous
48        if(wb_rst_i) begin
            address <= 22'h000000;          // Interrupt Enable default
50        end
        else if(wr_command) begin          // If a write was requested
52            case(wb_adr_i)                // Determine which register was
                written to
                'FLASH_ALO: address[15: 0] <= wb_dat_i;
54                'FLASH_AHI: address[21:16] <= wb_dat_i[5:0];
                default:          ;          // Default
56            endcase                        // End of case
        end
58    end // Synchronous always

60    // _____
    endmodule
62    // _____
    // End of WB Module
64    // _____

```

7.5 Hardware Description for Loading Static ROM

```
1 // _____
2 // _____
3 // Module:      BIOSROM.v
4 // Description: Wishbone Compatible BIOS ROM core using megafunction ROM
5 // The following is to get rid of the warning about not initializing the ROM
6 // altera message_off 10030
7 // _____
8 // _____
9 module BIOSROM(
10     input          wb_clk_i ,          // Wishbone slave interface
11     input          wb_rst_i ,
12     input          [15:0] wb_dat_i ,
13     output         [15:0] wb_dat_o ,
14     input          [19:1] wb_adr_i ,
15     input          wb_we_i ,
16     input          wb_tga_i ,
17     input          wb_stb_i ,
18     input          wb_cyc_i ,
19     input          [ 1:0] wb_sel_i ,
20     output reg     wb_ack_o
21 );
22
23 wire ack_o = wb_stb_i & wb_cyc_i;
24 always @(posedge wb_clk_i) wb_ack_o <= ack_o;
25
26 reg [15:0] rom[0:127];          // Instantiate the ROM
27 initial $readmemh("zetbios_de0.dat", rom);
28
29 wire [ 6:0] rom_addr = wb_adr_i[7:1];
30 wire [15:0] rom_dat  = rom[rom_addr];
31 assign     wb_dat_o = rom_dat;
32
33 // _____
34 endmodule
35 // _____
```

References

- [1] Altera Corporation. (2012, Aug.) Cyclone III device handbook. [Online]. Available: http://www.altera.com/literature/hb/cyc3/cyclone3_handbook.pdf
- [2] Z. G. Marmolejo. (2011, Feb.) Zet Processor - Source Code. [Online]. Available: <https://github.com/marmolejo/zet>
- [3] Open Watcom. (2010, Jun.) Welcome to Open Watcom. [Online]. Available: http://www.openwatcom.org/index.php/Main_Page

- [4] M. Toy and G. Wichman, "Rogue (video game)," 1980.
- [5] Altera Corporation. (2012, Aug.) Altera University Program - Learning Through Innovation. [Online]. Available: <http://www.altera.com/education/univ/unv-index.html>