# Sea of Gates Inverter Layout Satya Raviteja Erpina, Haranadh Chintapalli, Soma Sai Charitha Group Number - 5

# Date – 2/24/2017 Introduction and Physical Properties

#### **Cell Description**


CMOS is referred as complementary-symmetry metal oxide semiconductor. The inverter is universally accepted as the most basic logic gate doing a Boolean function on a single input variable. The simple structure consists of a p-mos at the top and n-mos transistor at the bottom. A pair of complementary and symmetrical p-type and n-type metal oxide semiconductor field effect transistor is used for performing logic functions. CMOS devices are high noise immunity and low static power consumption.

The Boolean equation is as shown below:

 $Q = \sim A$ 

Where Q is output and A is input

#### **CELL SYMBOL:**



#### **Cell Truth Table:**

Truth table of the inverter is as shown below. We can observe that the output of the inverter is reverse of those respective inputs.

Logic function is no different than that of Inverter, i.e.,

$$Q = \sim A$$

Where Q is output and A is input.

Input	Output
0	Н
1	L

Table 1: Inverter full custom truth table.

#### **Input and Output Parasitic Capacitance Table**

From the schematic calculate each input's capacitance normalized to the nominal inverter (your inverter standard cell) by the width of the transistor or drain area as needed. This entry should be an integer fraction similar to Weste and Harris. [Note the normalization is to a standard inverter (the standard cell inverter INV1X). Repeat the rows as needed.]

Computed Cell Input Capacitance					
Input Name Capacitance (/Cinv)					
Output Name	Capacitance (/Cinv)				

### **Performance Analysis**

#### **Rise and Fall Times**

[Note: It is highly desirable to split the simulation work load among the team members so that each team member learns how to use the tools.]

FOx denotes output loads. The loads are defined by the number of identical logic gates. Use 20%-80% swings for the output rise and fall entries. Use a 1.2V power supply.

For each output load in the table complete transient simulations. Remember to include a CMOS non-inverting buffer between the ideal voltage source and the logic gate driving the FOx load. Note rise  $t_{\rm r}$  / fall  $t_{\rm f}$  times are at the input to the logic gate driving the load, **not** the rise/fall times for the input ideal voltage source.

Complete the number needed copies (copies = No. input stacks x No. outputs) of the table below.

For multi-input gates, complete tables for each transistor stack (i.e. each branch connected to the output) using the stack's worst case single controlling input transition in the stack. Label the tables with worst case input in each stack and the output. Replace  $\mathbf{X}$  below with the signal name.

<b>Input X: Output Rise Time Data</b> t <sub>r</sub> (ns)					
Input rise/fall	rise/fall Output Load (FOx)				
time (ns)	0	1	2	4	8
0.04					
0.06					

Stack Input Combination: Replace with Boolean Product

Stack S, Input X: Output Fall Time Data t <sub>f</sub> (ns)					
Input rise/fall		Output Load (FOx)			
time (ns)	0	1	2	4	8
0.04					
0.06					

# Stack Input Combination: *Replace with Boolean Product* **Propagation Delays**

For the range of output loads shown in the table simulate propagation delays (low to high  $t_{plh}$  and high to low  $t_{phl}$ ) for the stack's worst case single controlling input transition. The input controlling the output is the same input reported in the rise and fall time section. Use a 1.2V power supply and timing measurements start when input to the logic gate driving the FOx load crosses the 50% of the rail and stop when the logic gate driving output crosses 50% of the rail. Negative values are

Label the tables with the Boolean product (e.g. AB) of the transistor stack and the output. Complete copies of the table below for each branch connected to the output.

entered as 0.

Data Worst Case Low to High Propagation Delay Data t <sub>plh</sub> (ns)					
Input rise/fall	Output Load (FOx)				
time (ns)	0	1	2	4	8
0.04					
0.06					

Worse Case Input Combination: Replace with Boolean Product

<b>Data Worst Case High to Low Propagation Delay Data</b> t <sub>phl</sub> (ns)					
Input rise/fall	Output Load (FOx)				
time (ns)	0	1	2	4	8
0.04					
0.06					

Worse Case Input Combination: Replace with Boolean Product

From each row of the slew rate data compute the best fit linear propagation delay equation for low-to-high  $T_{plh}$  (h) and high-to-low  $T_{phl}$  (h). The model predicts a delay, in nanoseconds, as a function of the output load, h, Cout/Cin = FOx. The model line is parameterized by a slope, m, and an intercept, b. The units of m are (ns/FOx) and the units of b are ns.

Complete the table below by increasing the number of rows for multiple input gates. The row labeled **All data** is the computed slope and intercept after combining data from all slew rates.

Complete the **Model** row for the gate using the assumptions and methods of the linear delay model from Weste and Harris. Only skewed standard cells will have different values propagation models for rising and falling inputs.

All data means combine the results for both slew rates into a single model.

Discuss in your own words the differences in the calibration and the Weste Harris linear delay model. Discuss the differences in high-to-low versus low-to-high models.

	<b>Data Model Propagation Delay Equation</b> $T_{pd}(h) = b + m \cdot h$							
Input Slew	Rising Logical	Falling Logical	Parasitic	Parasitic				
Rate (ns)	Effort (m <sub>r</sub> )	Effort (m <sub>f</sub> )	Rising Delay (br)	Falling Delay				
(br) 0.04								
0.06								
All data								

In the table below normalize the model for the  $T_{pd}$  (h) results of the table above to give the logical effort model D(h) described in Weste and Harris. D(h) is a unitless value and predicts the delay as multiples of the standard inverter delay. Normalization is based on the observed CMOS inverter parasitic delay,  $b_{inv}$ . *Recall all data*  $p_{inv} \square 1$ .

Inverte	Inverter Normalized Data Model Propagation Delay Equation					
		$D(h) = p + g \cdot h$	h			
			Parasitic	Parasitic		
Input Slew	Rising Logical )	Falling Logical	Rising Delay	Falling Delay		
Rate (ns)	Effort (g <sub>r</sub>	Effort $(g_f)$				
			$(p_r)$	$(p_r)$		
0.04						

0.06		
All data		
W&H		
Model		

#### **Power-Delay**

Simulate the cell for a sequence of input combinations based on the Gray code and compute the time averaged power (mW), average delay (ns), and average powerdelay product (mW ns = pJ). The Gray code restricts the simulations to single input transitions and ignores the large number of multiple input change combinations. Use the same slew rate for all input transitions. Use equal output loads for multiple output gates. Use a period of 2X maximum output delay with FO=8.

Average Power Data (mW)						
Input Slew Output Load (FOx)						
(ns)	0	0 1 2 4 8				
0.04						
0.06						

verage Delay Data (ns)						
Input Slew	Output Load (FOx)					
(ns)	0	1	2	4	8	
0.04						
0.06						

Average Power-Delay Data (pJ)						
Input Slew	Input Slew Output Load (FOx)					
(ns)	0	1	2	4	8	
0.04						
0.06						

### **Schematic Diagram**




Figure 1: Schematic diagram of Sea of Gates Inverter

#### **Transistor Dimensions**

Save a color or black and white layout of the cell in EPS (i.e. Encapsulated Postscript) format. The cell dimensions are saved in both lambda ( $\square$ ) and microns ( $\square$ m). Record the transistor length and width dimensions (nm). [Repeat the transistor row as needed.]

Cell Physical Dimensions					
X Y					
Cell Dimension in □□					
Cell Dimension in □m					

Transisto	r Dimensions	
UNIT Name	Length (nm)	Width (nm)
NMOS N0	50	90
PMOS P0	50	135
NMOS N1, N2	50	90
PMOS P1, P2	50	90

**Table 2: Inverter Transistor Dimensions** 

### **Cell Layout**




Figure 2: Layout diagram of Sea of Gates Inverter

# **DRC Report**

```
=== CALIBRE::DRC-F SUMMARY REPORT
Execution Date/Time:
                          Thu Feb 23 12:28:38 2017
                          v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013
Calibre Version:
                          /u/soma2/cadence/DRC-files/_calibreDRC.rul_
Rule File Pathname:
Rule File Title:
                          GDS
Layout System:
                          inv sog.calibre.db
Layout Path(s):
Layout Primary Cell:
                          inv sog
Current Directory:
                          /u/soma2/cadence/DRC-files
User Name:
                           soma2
Maximum Results/RuleCheck: 1000
```

```
Maximum Result Vertices: 4096
DRC Results Database: inv_sog.drc.results (ASCII)
                       ALL
Layout Depth:
Text Depth:
                       PRIMARY
Summary Report File: inv_sog.drc.summary (REPLACE)

Geometry Flagging: ACUTE = NO SKEW = NO ANGLED = NO OFFGRID = NO
                       NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO
Excluded Cells:
CheckText Mapping: COMMENT TEXT + RULE FILE INFORMATION
                        MEMORY-BASED
Lavers:
Keep Empty Checks: YES
______
--- RUNTIME WARNINGS
______
--- ORIGINAL LAYER STATISTICS
LAYER pwell ..... TOTAL Original Geometry Count = 5
LAYER nwell ..... TOTAL Original Geometry Count = 5
LAYER active .... TOTAL Original Geometry Count = 44
LAYER poly ...... TOTAL Original Geometry Count = 33
LAYER pimplant ... TOTAL Original Geometry Count = 4
LAYER nimplant ... TOTAL Original Geometry Count = 4
LAYER vth ...... TOTAL Original Geometry Count = 0
LAYER vtg ..... TOTAL Original Geometry Count = 0
LAYER metal1 .... TOTAL Original Geometry Count = 40
LAYER metal2 ..... TOTAL Original Geometry Count = 0
LAYER metal3 .... TOTAL Original Geometry Count = 0
LAYER metal4 .... TOTAL Original Geometry Count = 0
LAYER metal5 .... TOTAL Original Geometry Count = 0
LAYER metal6 .... TOTAL Original Geometry Count = 0
LAYER metal7 ..... TOTAL Original Geometry Count = 0
LAYER metal8 .... TOTAL Original Geometry Count = 0
LAYER metal9 ..... TOTAL Original Geometry Count = 0
LAYER metal10 .... TOTAL Original Geometry Count = 0
LAYER contact .... TOTAL Original Geometry Count = 19
LAYER vial ..... TOTAL Original Geometry Count = 0
LAYER via2 ..... TOTAL Original Geometry Count = 0
LAYER via3 ..... TOTAL Original Geometry Count = 0
LAYER via4 ..... TOTAL Original Geometry Count = 0
LAYER via5 ..... TOTAL Original Geometry Count = 0
LAYER via6 ..... TOTAL Original Geometry Count = 0
LAYER via7 ..... TOTAL Original Geometry Count = 0
LAYER via8 ..... TOTAL Original Geometry Count = 0
LAYER via9 ..... TOTAL Original Geometry Count = 0
______
--- RULECHECK RESULTS STATISTICS
RULECHECK Well.1 ..... TOTAL Result Count = 0
RULECHECK Well.2 ..... TOTAL Result Count = 0
RULECHECK Well.4 ..... TOTAL Result Count = 0
```

			_			_
RULECHECK	_		Result		=	0
	Poly.2	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Poly.4	TOTAL	Result	Count	=	0
RULECHECK	Poly.5	TOTAL	Result	Count	=	0
RULECHECK	Poly.6	TOTAL	Result	Count	=	0
RULECHECK	Active.1	TOTAL	Result	Count	=	0
RULECHECK	Active.2	TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK	Implant.1		Result		=	0
RULECHECK	Implant.2		Result			0
RULECHECK	<del>-</del>		Result			0
	_					-
	Implant.4		Result			0
RULECHECK	1	TOTAL				0
	Contact.1		Result			0
	Contact.2		Result			0
RULECHECK	Contact.3	TOTAL	Result	Count	=	0
RULECHECK	Contact.4	TOTAL	Result	Count	=	0
RULECHECK	Contact.5	TOTAL	Result	Count	=	0
RULECHECK	Contact.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.1	TOTAL	Result	Count	=	0
RULECHECK	Metal1.2	TOTAL	Result	Count	=	0
RULECHECK	Metal1.3	TOTAL	Result	Count	=	0
	Metal1.4		Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK		-	Result		=	0
RULECHECK			Result		=	0
	Metal2.1		Result			0
					=	-
	Metal2.2		Result		=	0
	Metal2.3	-	Result		=	0
	Metal2.4		Result			0
RULECHECK		-	Result			0
RULECHECK			Result		=	0
	Via2.3	_	Result		=	0
RULECHECK			Result		=	0
RULECHECK	Metal3.1	TOTAL	Result	Count	=	0
RULECHECK	Metal3.2	TOTAL	Result	Count	=	0
RULECHECK	Metal3.3	TOTAL	Result	Count	=	0
RULECHECK	Metal3.4	TOTAL	Result	Count	=	0
RULECHECK	Via3.1	TOTAL	Result	Count	=	0
	Via3.2	TOTAL	Result	Count	=	0
	Via3.3	TOTAL	Result	Count	=	0
	Via3.4		Result			0
	Metal4.1		Result			0
	Metal4.2		Result			0
	Meta14.3		Result			0
	Via4.1	-	Result			
RULECHECK			Result			0
RULECHECK			Result			
	Via4.4		Result			
	Metal5.1		Result			
RULECHECK	Metal5.2	TOTAL	Result	Count	=	O

			_			_
	Metal5.3	TOTAL	Result	Count	=	0
	Via5.1	TOTAL	Result	Count	=	0
RULECHECK	Via5.2	TOTAL	Result	Count	=	0
RULECHECK	Via5.3	TOTAL	Result	Count	=	0
RULECHECK	Via5.4	TOTAL	Result	Count	=	0
RULECHECK	Metal6.1	TOTAL	Result	Count	=	0
	Metal6.2	TOTAL	Result	Count	=	0
RULECHECK	Metal6.3	TOTAL	Result	Count	=	0
	Via6.1		Result.		=	0
	Via6.2		Result		=	0
RULECHECK		-	Result		=	0
	Via6.4	-	Result		=	0
	Metal7.1	-	Result		_	0
		-				-
	Metal7.2	-	Result		=	0
	Metal7.3	TOTAL			=	0
	Via7.1	-	Result		=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.4	TOTAL	Result	Count	=	0
RULECHECK	Metal8.1	TOTAL	Result	Count	=	0
RULECHECK	Metal8.2	TOTAL	Result	Count	=	0
RULECHECK	Metal8.3	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via8.2		Result		=	0
RULECHECK			Result		=	0
RULECHECK		-	Result		=	0
	Metal9.1	-	Result		=	0
	Metal9.2	-	Result		=	0
		-				0
		TOTAL	Result		=	-
RULECHECK		TOTAL	Result		=	0
RULECHECK		TOTAL	Result		=	0
RULECHECK		TOTAL	Result		=	0
RULECHECK		TOTAL	Result		=	0
RULECHECK	Metal10.1	TOTAL	Result	Count	=	0
RULECHECK	Metal10.2	TOTAL	Result	Count	=	0
RULECHECK	Metal10.3	TOTAL	Result	Count	=	0
RULECHECK	Metal1.5	TOTAL	Result	Count	=	0
RULECHECK	Metal1.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.7	TOTAL	Result	Count	=	0
RULECHECK	Metal1.8	TOTAL	Result	Count	=	0
RULECHECK	Metal1.9	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			
RULECHECK		-	Result			
RULECHECK			Result			0
RULECHECK			Result			0
		-				-
RULECHECK			Result			0
RULECHECK			Result			
RULECHECK			Result			
RULECHECK			Result			
RULECHECK			Result			
RULECHECK			Result			
RULECHECK			Result			
RULECHECK	Metal4.7	TOTAL	Result	Count	=	0

```
RULECHECK Metal4.8 .... TOTAL Result Count = 0
RULECHECK Metal5.5 .... TOTAL Result Count = 0
RULECHECK Metal5.6 .... TOTAL Result Count = 0
RULECHECK Metal5.7 .... TOTAL Result Count = 0
RULECHECK Metal5.8 .... TOTAL Result Count = 0
RULECHECK Metal6.5 .... TOTAL Result Count = 0
RULECHECK Metal6.6 .... TOTAL Result Count = 0
RULECHECK Metal6.7 .... TOTAL Result Count = 0
RULECHECK Metal6.8 .... TOTAL Result Count = 0
RULECHECK Metal7.5 .... TOTAL Result Count = 0
RULECHECK Metal7.6 .... TOTAL Result Count = 0
RULECHECK Metal7.7 .... TOTAL Result Count = 0
RULECHECK Metal8.5 .... TOTAL Result Count = 0
RULECHECK Metal8.6 .... TOTAL Result Count = 0
RULECHECK Metal8.7 .... TOTAL Result Count = 0
RULECHECK Metal9.5 .... TOTAL Result Count = 0
RULECHECK Metal9.6 .... TOTAL Result Count = 0
RULECHECK Metal10.5 ... TOTAL Result Count = 0
RULECHECK Metal10.6 ... TOTAL Result Count = 0
RULECHECK Grid.1 ..... TOTAL Result Count = 0
RULECHECK Grid.2 ..... TOTAL Result Count = 0
RULECHECK Grid.3 ..... TOTAL Result Count = 0
RULECHECK Grid.4 ..... TOTAL Result Count = 0
RULECHECK Grid.5 ..... TOTAL Result Count = 0
RULECHECK Grid.6 ..... TOTAL Result Count = 0
RULECHECK Grid.7 ..... TOTAL Result Count = 0
RULECHECK Grid.8 ..... TOTAL Result Count = 0
RULECHECK Grid.9 ..... TOTAL Result Count = 0
RULECHECK Grid.10 ..... TOTAL Result Count = 0
RULECHECK Grid.11 .... TOTAL Result Count = 0
RULECHECK Grid.12 .... TOTAL Result Count = 0
RULECHECK Grid.13 .... TOTAL Result Count = 0
RULECHECK Grid.14 .... TOTAL Result Count = 0
RULECHECK Grid.15 ..... TOTAL Result Count = 0
RULECHECK Grid.16 ..... TOTAL Result Count = 0
RULECHECK Grid.17 .... TOTAL Result Count = 0
RULECHECK Grid.18 ..... TOTAL Result Count = 0
RULECHECK Grid.19 .... TOTAL Result Count = 0
RULECHECK Grid.20 .... TOTAL Result Count = 0
RULECHECK Grid.21 .... TOTAL Result Count = 0
RULECHECK Grid.22 ..... TOTAL Result Count = 0
RULECHECK Grid.23 .... TOTAL Result Count = 0
RULECHECK Grid.24 .... TOTAL Result Count = 0
RULECHECK Grid.25 ..... TOTAL Result Count = 0
RULECHECK Grid.26 ..... TOTAL Result Count = 0
______
--- SUMMARY
___
TOTAL CPU Time:
                                0
TOTAL REAL Time:
TOTAL Original Layer Geometries: 154
TOTAL DRC RuleChecks Executed: 156
TOTAL DRC Results Generated:
```

#### **LVS Report**

```
##
                    CALIBRE SYSTEM
                                                 ##
             ##
                       LVS REPORT
             ##
             REPORT FILE NAME:
                 inv_sog.lvs.report
LAYOUT NAME:
                  inv sog.calibre.db
                 /u/soma2/cadence/LVS-files/inv_sog.src.net
SOURCE NAME:
('inv sog')
RULE FILE:
                  /u/soma2/cadence/LVS-files/ calibreLVS.rul
RULE FILE TITLE:
                 LVS Rule File for FreePDK45
                 Mask
/u/soma2/cadence/LVS-files/_calibreLVS.rul_
Thu Feb 23 12:29:34 2017
LVS MODE:
RULE FILE NAME:
CURRENT DIRECTORY: /u/soma2/cadence/LVS-files
                  soma2
USER NAME:
                  v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013
CALIBRE VERSION:
*******************
                      OVERALL COMPARISON RESULTS
*******************
*********
                            CORRECT
                        ######################
INITIAL NUMBERS OF OBJECTS
           Layout Source
                             Component Type
```

Nets:	4	4	
Instances:	3 3	3	mn (4 pins) mp (4 pins)
Total Inst:	6	6	
NUMBERS OF OBJ	ECTS AFTER	TRANSFORMATI	ION 
	Layout	Source	Component Type
Nets:	4	4	
Instances:	2 2	2 2	mn (4 pins) mp (4 pins)
Total Inst:	4	4	
***************			**************
			LVS PARAMETERS
*********			*************
o LVS Setup:			

LVS COMPONENT TYPE PROPERTY	element
LVS COMPONENT SUBTYPE PROPERTY	model
// LVS PIN NAME PROPERTY	
LVS POWER NAME	"VDD"
LVS GROUND NAME	"VSS" "GROUND"
LVS CELL SUPPLY	NO
LVS RECOGNIZE GATES	ALL
LVS IGNORE PORTS	YES
LVS CHECK PORT NAMES	NO
LVS IGNORE TRIVIAL NAMED PORTS	NO
LVS BUILTIN DEVICE PIN SWAP	YES
LVS ALL CAPACITOR PINS SWAPPABLE	NO
LVS DISCARD PINS BY DEVICE	NO
LVS SOFT SUBSTRATE PINS	NO
LVS INJECT LOGIC	YES
LVS EXPAND UNBALANCED CELLS	YES
LVS FLATTEN INSIDE CELL	NO
LVS EXPAND SEED PROMOTIONS	NO
LVS PRESERVE PARAMETERIZED CELLS	NO
LVS GLOBALS ARE PORTS	YES
LVS REVERSE WL	NO
LVS SPICE PREFER PINS	NO
LVS SPICE SLASH IS SPACE	YES

LVS SPICE ALLOW FLOATING PINS // LVS SPICE ALLOW INLINE PARAMETERS	YES
	NO
	NO
LVS SPICE CULL PRIMITIVE SUBCIRCUITS	
LVS SPICE IMPLIED MOS AREA // LVS SPICE MULTIPLIER NAME	NO
LVS SPICE OVERRIDE GLOBALS	NO
LVS SPICE OVERRIDE GLOBALS LVS SPICE REDEFINE PARAM	NO
LVS SPICE REPLICATE DEVICES	NO
LVS SPICE SCALE X PARAMETERS	NO
IVO ODICE OMDICE WI	NO
LVS SPICE SCALE X PARAMETERS LVS SPICE STRICT WL // LVS SPICE OPTION LVS STRICT SUBTYPES LVS EXACT SUBTYPES LAYOUT CASE SOURCE CASE LVS COMPARE CASE LVS DOWNCASE DEVICE LVS REPORT MAXIMUM	INO
// LV2 SPICE OPIION	NO
LVS STRICT SUBTIPES	NO
LVS EXACT SUBTYPES	NO
LAYOUT CASE	NO
SOURCE CASE	NO
LVS COMPARE CASE	NO
LVS DOWNCASE DEVICE	NO
LVS PROPERTY RESOLUTION MAXIMUM	32
// LVS SIGNATURE MAXIMUM	
// LVS FILTER UNUSED OPTION	
// LVS REPORT OPTION	
LVS REPORT UNITS	YES
// LVS NON USER NAME PORT	
// LVS NON USER NAME NET	
// LVS NON USER NAME INSTANCE	
// Eve non colit with inclined	
// Reduction	
	YES
LVS REDUCE SERIES MOS	YES YES
LVS REDUCE SERIES MOS	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS	YES YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS	YES YES YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR	YES YES YES YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS	YES YES YES YES YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS	YES YES YES YES YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS	YES YES YES YES YES YES YES YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS	YES YES YES YES YES YES YES YES YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS	YES YES YES YES YES YES YES YES YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES LVS REDUCTION PRIORITY	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES LVS REDUCTION PRIORITY LVS SHORT EQUIVALENT NODES  // Trace Property	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES LVS REDUCE PARALLEL DIODES LVS REDUCTION PRIORITY  LVS SHORT EQUIVALENT NODES  // Trace Property  TRACE PROPERTY mn (nmos_vt1) 1 1 4e-0	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES LVS REDUCE PARALLEL DIODES LVS REDUCTION PRIORITY  LVS SHORT EQUIVALENT NODES  // Trace Property  TRACE PROPERTY mn (nmos_vtl) 1 1 4e-0 TRACE PROPERTY mn (nmos_vtl) w w 4e-0	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES LVS REDUCE PARALLEL DIODES LVS REDUCTION PRIORITY  LVS SHORT EQUIVALENT NODES  // Trace Property  TRACE PROPERTY mn (nmos_vtl) 1 1 4e-0 TRACE PROPERTY mn (nmos_vtl) w w 4e-0 TRACE PROPERTY mp (pmos_vtl) 1 1 4e-0	YES YES YES YES YES YES YES YES YES PARALLEL NO  9 ABSOLUTE 9 ABSOLUTE 9 ABSOLUTE
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES LVS REDUCE PARALLEL DIODES LVS REDUCTION PRIORITY  LVS SHORT EQUIVALENT NODES  // Trace Property  TRACE PROPERTY mn (nmos_vtl) 1 1 4e-0 TRACE PROPERTY mp (pmos_vtl) 1 1 4e-0 TRACE PROPERTY mp (pmos_vtl) w w 4e-0 TRACE PROPERTY mp (pmos_vtl) w w 4e-0	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES LVS REDUCE PARALLEL DIODES LVS REDUCTION PRIORITY  LVS SHORT EQUIVALENT NODES  // Trace Property  TRACE PROPERTY mn (nmos_vtl)   1 1 4e-0 TRACE PROPERTY mp (pmos_vtl)   w w 4e-0 TRACE PROPERTY mp (pmos_vtl)   l 1 4e-0	YES
LVS REDUCE SERIES MOS LVS REDUCE PARALLEL MOS LVS REDUCE SEMI SERIES MOS LVS REDUCE SPLIT GATES LVS REDUCE PARALLEL BIPOLAR LVS REDUCE SERIES CAPACITORS LVS REDUCE PARALLEL CAPACITORS LVS REDUCE SERIES RESISTORS LVS REDUCE PARALLEL RESISTORS LVS REDUCE PARALLEL DIODES LVS REDUCE PARALLEL DIODES LVS REDUCTION PRIORITY  LVS SHORT EQUIVALENT NODES  // Trace Property  TRACE PROPERTY mn (nmos_vtl) l 1 4e-0 TRACE PROPERTY mp (pmos_vtl) w w 4e-0 TRACE PROPERTY mp (pmos_vtl) w w 4e-0 TRACE PROPERTY mn (nmos_vth) l 1 4e-0 TRACE PROPERTY mn (nmos_vth) l 1 4e-0 TRACE PROPERTY mn (nmos_vth) l 1 4e-0 TRACE PROPERTY mn (nmos_vth) w w 4e-0	YES

TRACE PROPERTY	mp(pmos vth) w	W	4e-09 ABSOLUTE
TRACE PROPERTY	mn(nmos_vtg) l	1	4e-09 ABSOLUTE
TRACE PROPERTY	mn(nmos_vtg) w	W	4e-09 ABSOLUTE
TRACE PROPERTY	mp(pmos_vtg) l	1	4e-09 ABSOLUTE
TRACE PROPERTY	mp(pmos_vtg) w	W	4e-09 ABSOLUTE
TRACE PROPERTY	mn(nmos thkox)	1	1 4e-09 ABSOLUTE
TRACE PROPERTY	mn(nmos_thkox)	W	w 4e-09 ABSOLUTE
TRACE PROPERTY	mp(pmos_thkox)	1	1 4e-09 ABSOLUTE
TRACE PROPERTY	mp(pmos_thkox)	W	w 4e-09 ABSOLUTE

	Matched Layout	Matched Source	Unmatched Layout	Unmatched Source	Component Type
Nets:	4	4	0	0	
Instances:	2 2	2 2	0	0	<pre>mn (NMOS_VTL) mp (PMOS_VTL)</pre>
Total Inst:	4	4	0	0	

#### o Statistics:

- 4 layout mos transistors were reduced to 2.
  - 2 mos transistors were deleted by parallel reduction.
- 4 source mos transistors were reduced to 2.
  - 2 mos transistors were deleted by parallel reduction.

	0	Initial	Correspondence	Points:
--	---	---------	----------------	---------

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*

Total CPU Time: 0 sec Total Elapsed Time: 0 sec