#### Inverter

Names of Design Team:
Haranadh Chintapalli
Soma Sai Charita Yenuga
Satya Ravi Teja Erpina

Group Number: 5

Date: 3/13/2017

## **Introduction and Physical Properties**

### **Cell Description**

A pair of complementary and symmetrical p-type and n-type metal oxide semiconductor field effect transistor are used for performing logic functions. CMOS has a number of advantages, where it offers power saving and less cost. Improvement in CMOS has made CMOS Sensors more suitable for cameras. For digital cameras, CMOS Sensors are much cheaper to produce and also have desirable power saving.

In this project we are trying to drive different loads (CMOS Inverters with minimum dimensions) with a Cmos Inverter whose dimensions are known.

The Design Under Test(DUT) which is the CMOS inverter drives those fanouts.

Thus schematics with various fanouts are used to draw the layout. The DRC report checks for any error in the desgin i.e., layout. The LVS report compares the layout and the schematic and checks for any errors. The PEX report gives the parasitic extraction. The power is also calculated.

# CellSymbol




Figure 1: CMOS Unit Inverter circuit symbol.




Figure 2: CMOS DUT Inverter circuit symbol.




Figure 3: CMOS SOG Inverter circuit symbol

#### **Cell Truth Table:**


Truth table of the inverter is as shown below. We can observe that the output of the inverter is reverse of those respective inputs. Logic function is no different than that of Inverter, i.e.,

where Q is output and A is input.

Output	Input
Н	0
L	1

Table 1: Inverter full custom truth table

## **Cell Schematic Diagram**






Figure 4: Schematic diagram of Unit Inverter

Figure 5: Schematic diagram of Full Custom Inverter

### **Transistor Dimensions**

Save a color or black and white layout of the cell in EPS (i.e. Encapsulated Postscript) format. The cell dimensions are saved in both lambda ( $\lambda$ ) and microns ( $\mu$ m). Record the transistor length and width dimensions (nm).

Cell Physical Dimensions						
Y X						
		Cell Dimension in λ				

		Cell Dimension in µm			
Transistor Dimensions					
Width (nm)	Length (nm)	UNIT Name			
135	50	PMOS P0			
90	50	NMOS N1			

**Table 2: Custom Inverter Transistor Dimensions** 

# **Schematic diagrams of Custom Inverter:**




Figure 6: Schematic diagram of Custom Inverter with 0 fanout




Figure 7: Schematic diagram of Custom Inverter with 1 fanout




Figure 8: Schematic diagram of Custom Inverter with 2 fanouts




Figure 9: Schematic diagram of Custom Inverter with 4 fanouts




Figure 10: Schematic diagram of Custom Inverter with 8 fanouts

13<sup>th</sup> March, 2017

# **SOG INVERTER**

Group 5




Figure 11: Schematic diagram of SOG Inverter

### **Transistor Dimensions**

Save a color or black and white layout of the cell in EPS (i.e. Encapsulated Postscript) format. The cell dimensions are saved in both lambda ( $\lambda$ ) and microns ( $\mu$ m). Record the transistor length and width dimensions (nm). [Repeat the transistor row as needed.]

Cell Physical Dimensions							
Y X							
Cell Dimension in λ							
	Cell Dimension in μm						
Transistor Dimensions							

Width (nm)	Length	UNIT Name
	(nm)	
135	50	PMOS P0
90	50	PMOS P1, P2
		NMOS N1, N2

**Table 3: SOG Inverter Transistor Dimensions** 

# **Schematic diagrams of SOG Inverter:**




Figure 12: Schematic diagram of SOG Inverter with 0 fanout




Figure 13: Schematic diagram of SOG Inverter with 1 fanout




Figure 14: Schematic diagram of SOG Inverter with 2 fanouts




Figure 15: Schematic diagram of SOG Inverter with 4 fanouts




Figure 16: Schematic diagram of SOG Inverter with 8 fanouts

### **Input and Output Parasitic Capacitance Table**

From the schematic calculate each input's capacitance normalized to the nominal inverter (your inverter standard cell) by the width of the transistor or drain area as needed. This entry should be an integer fraction similar to Weste and Harris. [Note the normalization is to a standard inverter (the standard cell inverter INV1X). Repeat the rows as needed.]

<b>Computed Cell Input</b>	Computed Cell Input Capacitance					
Capacitance (/Cinv) Input Nan						
Capacitance (/Cinv)	Output Name					

## **Performance Analysis**

#### **Rise and Fall Times**

[Note: It is highly desirable to split the simulation work load among the team members so that each team member learns how to use the tools.]

FOx denotes output loads. The loads are defined by the number of identical logic gates. Use 20%-80% swings for the output rise and fall entries. Use a 1.2V power supply.

For each output load in the table complete transient simulations. Remember to include a CMOS non-inverting buffer between the ideal voltage source and the logic gate driving the FOx load. Note rise  $t_{\rm r}$  / fall  $t_{\rm f}$  times are at the input to the logic gate driving the load, **not** the rise/fall times for the input ideal voltage source.

Complete the number needed copies (copies = No. input stacks x No. outputs) of the table below.

For multi-input gates, complete tables for each transistor stack (i.e. each branch connected to the output) using the stack's worst case single controlling input transition in the stack. Label the tables with worst case input in each stack and the output. Replace **X** below with the signal name.

#### **Rise and Fall Times**

#### **SOG INVERTER**

Input X: Output Rise Time Data t <sub>r</sub> (ns)						
Output Load (FOx)					Input	
0	1	2	4	rise/fall		
					time (ns)	
0.2175	0.0253	0.0307	0.0191	0.1074	0.04	
					0.06	

Stack S, Input X: Output Fall Time Data t <sub>f</sub> (ns)						
Output Load (FOx)					Input	
0 1 2 4 8					rise/fall	
0.1100	time (ns)					
0.1489	0.0236	0.036	0.033	0.0761	0.04	
	0.06					

Stack Input Combination: Replace with Boolean Product

## **Propagation Delays**

For the range of output loads shown in the table simulate propagation delays (low to high  $t_{plh}$  and high to low  $t_{phl}$ ) for the stack's worst case single controlling input transition. The input controlling the output is the same input reported in

the rise and fall time section. Use a 1.2V power supply and timing measurements start when input to the logic gate driving the FOx load crosses the 50% of the rail and stop when the logic gate driving output crosses 50% of the rail. Negative values are entered as 0.

Label the tables with the Boolean product (e.g. AB) of the transistor stack and the output. Complete copies of the table below for each branch connected to the output.

### **Custom SOG:**

Data Wo	Data Worst Case Low to High Propagation Delay Data t <sub>plh</sub> (ns)					
	Outp	out Load (Fo	Ox)		Input	
0	1 2	2	1 8	}	rise/fall	
					time (ns)	
0.1515	0.022	0.032	0.031	0.1404	0.04	

Data Wo	Data Worst Case High to Low Propagation Delay Data t <sub>phl</sub> (ns)						
	Outp	out Load (F	Ox)		Input		
0	1	2	4	8	rise/fall		
					time (ns)		
0.1179	0.0247	0.0284	0.0399	0.0609	0.04		
					0.06		

#### **Custom Inverter:**

Group 5

13<sup>th</sup> March, 2017

Data Wo	Data Worst Case Low to High Propagation Delay Data t <sub>plh</sub> (ns)						
	Outp	out Load (Fo	Ox)		Input		
0	1	2	4	8	rise/fall		
					time (ns)		
0.0744	0.0461	0.032	0.0247	0.151	0.04		
					0.06		

Data Wo	Data Worst Case High to Low Propagation Delay Data t <sub>phl</sub> (ns)						
	Outp	out Load (Fo	Ox)		Input		
0	1	2	4	8	rise/fall		
					time (ns)		
0.0609	0.0399	0.0284	0.022	0.117	0.04		

## Worse Case Input Combination: Replace with Boolean Product

From each row of the slew rate data compute the best fit linear propagation delay equation for low-to-high  $T_{plh}$  (h) and high-to-low  $T_{phl}$  (h). The model predicts a delay, in nanoseconds, as a function of the output load, h, Cout/Cin = FOx. The model line is parameterized by a slope, m, and an intercept, b.

The units of m are (ns/FOx) and the units of b are ns.

Complete the table below by increasing the number of rows for multiple input gates. The row labeled **All data** is the computed slope and intercept after combining data from all slew rates.

Complete the **Model** row for the gate using the assumptions and methods of the linear delay model from Weste and Harris. Only skewed standard cells will Group 5

13<sup>th</sup> March, 2017

have different values propagation models for rising and falling inputs. All data means combine the results for both slew rates into a single model.

Discuss in your own words the differences in the calibration and the Weste Harris linear delay model. Discuss the differences in high-to-low versus lowto-high models.

	Data Model Propagation Delay Equation							
	$T_{pd}\left( h ight) =% {\displaystyle\int\limits_{0}^{\infty }} \left[ {{\left  {T_{pd}\left( h ight) - T_{pd}\left( h ight) } \right } \right } dt$	$b + m \cdot h$						
Parasitic Fall	ling Parasitic Rising	Falling Logical	Rising Logical	Input Slew				
Delay (b <sub>r</sub> )	Delay (b <sub>r</sub> )	Effort (m <sub>f</sub> )	Effort (m <sub>r</sub> )	Rate (ns)				
				0.04				
				0.06				
				All data				

In the table below normalize the model for the  $T_{pd}$  (h) results of the table above to give the logical effort model D(h) described in Weste and Harris. D(h) is a unitless value and predicts the delay as multiples of the standard inverter delay. Normalization is based on the observed CMOS inverter parasitic delay,  $b_{inv}$ . Recall all data  $p_{inv} \equiv 1$ .

Inverter	·N	ormaliz	ed Da	ta Mo	del Propa	agation Del	ay I	Equation
				` '	$p + g \cdot h$			
		•		_	0 0	Rising Logical		ut Slew
Delay (p <sub>r</sub> )	De	lay (p <sub>r</sub> )	Effor	t (g <sub>f</sub> )	Effort (g	Rate (r	ıs)	1
								0.04
								0.06
								All data
								W&H
								Model

### **Power-Delay**

Simulate the cell for a sequence of input combinations based on the Gray code and compute the time averaged power (mW), average delay (ns), and average power-delay product (mW ns = pJ). The Gray code restricts the simulations to single input transitions and ignores the large number of multiple input change combinations. Use the same slew rate for all input transitions. Use equal output loads for multiple output gates. Use a period of 2X maximum output delay with FO=8.

## **INVERTER\_CUSTOM**

Average Power Data (u W)							
	Output Load (FOx)						
8	4	-	2		1	0	(ns)
	12.75						0.04
							0.06

Table 1.13 Average power data for full custom

Average Delay Data (n s)							
	Output Load (FOx) In						
8	4	2		1	0	(ns)	
	0.1536					0.04	
						0.06	

Table 1.14 Average delay data for full custom

	Average Power-Delay Data (pJ)							
	Output Load (FOx)							
8		4	2	1	0		Slew (ns)	
	1.9584e <sup>-3</sup>						0.04	

Table 1.15 Average power- delay data for full custom

# INVERTER\_SOG

	Average Power Data (u W)							
	Output Load (FOx)							
8	4	ļ	2	1		0	(ns)	
	18.09						0.04	
							0.06	

Table 1.16 Average power data for sea of gates

Average Delay Data (n s)								
	Output Load (FOx) Input Slew							
8	4	2	1		0	(ns)		
	0.043					0.04		
						0.06		

Table 1.17 Average delay data for sea of gates

Average Power-Delay Data (pJ)							
	Output Load (FOx)						
8	8 4 2 1 0						
	0.778 e <sup>-3</sup>				0.04		
					0.06		

Table 1.18 Average power- delay data for sea of gates

### **Waveforms for CUSTOM INVERTER**




Figure 17: Waveform of Custom Inverter with 0 fanout




Figure 18: Waveform of Custom Inverter with 1 fanout




Figure 19: Waveform of Custom Inverter with 2 fanouts




Figure 20: Waveform of Custom Inverter with 4 fanouts



**Power Calculation for Custom Inverter with 4 fanouts** 




Figure 21: Waveform of Custom Inverter displaying power with 4 fanouts




Figure 22: Waveform of Custom Inverter with 8 fanouts




Figure 23: Waveform of SOG Inverter with 0 fanout




Figure 24: Waveform of SOG Inverter with 1 fanout




Figure 25: Waveform of SOG Inverter with 2 fanouts




Figure 26: Waveform of SOG Inverter with 4 fanouts




Figure 27: Power calculation for F04 Inverter SOG




Figure 27: Waveform of SOG Inverter displaying power with 4 fanouts




Figure 28: Waveform of SOG Inverter with 8 fanouts

### **LAYOUTS OF CUSTOM AND SOG INVERTERS**



Figure 29: Layout of DUT Inverter




Figure 30: Layout of Custom Inverter with 0 fanout




Figure 31: Layout of Custom Inverter with 1 fanout




Figure 32: Layout of Custom Inverter with 2 fanouts




Figure 33: Layout of Custom Inverter with 4 fanouts




Figure 34: Layout of Custom Inverter with 8 fanouts

# **DRC and LVS Reports:**

#### DRC FO0:

\_\_\_\_\_\_ ======== === CALIBRE::DRC-F SUMMARY REPORT === Mon Mar 13 03:45:53 2017 Execution Date/Time: Calibre Version: v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013 Rule File Pathname: /u/soma2/cadence/DRC-files/ calibreDRC.rul Rule File Title: Layout System: GDS inverter fa0 new2.calibre.db Layout Path(s):

Layout Primary Cell: inverter fa0 new2

/u/soma2/cadence/DRC-files Current Directory:

User Name: soma2 Maximum Results/RuleCheck: 1000

13<sup>th</sup> March, 2017 Group 5

```
Maximum Result Vertices: 4096
DRC Results Database: inverter fa0 new2.drc.results (ASCII)
Layout Depth:
Text Depth:
                        PRIMARY
                     inverter_fa0_new2.drc.summary (REPLACE)
Summary Report File:
Geometry Flagging:
                        ACUTE = NO SKEW = NO ANGLED = NO OFFGRID =
NO
                         NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO
Excluded Cells:
CheckText Mapping:
                      COMMENT TEXT + RULE FILE INFORMATION
Layers:
                        MEMORY-BASED
Keep Empty Checks:
                        YES
______
--- RUNTIME WARNINGS
--- ORIGINAL LAYER STATISTICS
LAYER pwell ..... TOTAL Original Geometry Count = 5
LAYER nwell ..... TOTAL Original Geometry Count = 5
LAYER active .... TOTAL Original Geometry Count = 44
LAYER poly ...... TOTAL Original Geometry Count = 27
LAYER pimplant ... TOTAL Original Geometry Count = 4
LAYER nimplant ... TOTAL Original Geometry Count = 4
LAYER vth ..... TOTAL Original Geometry Count = 0
LAYER vtq ..... TOTAL Original Geometry Count = 0
LAYER metal1 .... TOTAL Original Geometry Count = 31
LAYER metal2 .... TOTAL Original Geometry Count = 0
LAYER metal3 .... TOTAL Original Geometry Count = 0
LAYER metal4 .... TOTAL Original Geometry Count = 0
LAYER metal5 .... TOTAL Original Geometry Count = 0
LAYER metal6 .... TOTAL Original Geometry Count = 0
LAYER metal7 .... TOTAL Original Geometry Count = 0
LAYER metal8 .... TOTAL Original Geometry Count = 0
LAYER metal9 .... TOTAL Original Geometry Count = 0
LAYER metal10 .... TOTAL Original Geometry Count = 0
LAYER contact .... TOTAL Original Geometry Count = 17
LAYER vial ..... TOTAL Original Geometry Count = 0
LAYER via2 ..... TOTAL Original Geometry Count = 0
LAYER via3 ..... TOTAL Original Geometry Count = 0
LAYER via4 ..... TOTAL Original Geometry Count = 0
LAYER via5 ..... TOTAL Original Geometry Count = 0
LAYER via6 ..... TOTAL Original Geometry Count = 0
LAYER via7 ..... TOTAL Original Geometry Count = 0
LAYER via8 ..... TOTAL Original Geometry Count = 0
LAYER via9 ..... TOTAL Original Geometry Count = 0
```

RULECHECK Poly.6 ..... TOTAL Result Count = 0 RULECHECK Active.1 .... TOTAL Result Count = 0 RULECHECK Active.2 .... TOTAL Result Count = 0 RULECHECK Active.3 .... TOTAL Result Count = 0 RULECHECK Active.4 .... TOTAL Result Count = 0 RULECHECK Implant.1 ... TOTAL Result Count = 0 RULECHECK Implant.2 ... TOTAL Result Count = 0 RULECHECK Implant.3 ... TOTAL Result Count = 0 RULECHECK Implant.4 ... TOTAL Result Count = 0 RULECHECK Implant.6 ... TOTAL Result Count = 0 RULECHECK Contact.1 ... TOTAL Result Count = 0 RULECHECK Contact.2 ... TOTAL Result Count = 0 RULECHECK Contact.3 ... TOTAL Result Count = 0 RULECHECK Contact.4 ... TOTAL Result Count = 0 RULECHECK Contact.5 ... TOTAL Result Count = 0 RULECHECK Contact.6 ... TOTAL Result Count = 0 RULECHECK Metal1.1 .... TOTAL Result Count = 0 RULECHECK Metal1.2 .... TOTAL Result Count = 0 RULECHECK Metal1.3 .... TOTAL Result Count = 0 RULECHECK Metal1.4 .... TOTAL Result Count = 0 RULECHECK Via1.1 ..... TOTAL Result Count = 0 RULECHECK Via1.2 ..... TOTAL Result Count = 0 RULECHECK Via1.3 ..... TOTAL Result Count = 0 RULECHECK Via1.4 ..... TOTAL Result Count = 0 RULECHECK Metal2.1 .... TOTAL Result Count = 0 RULECHECK Metal2.2 .... TOTAL Result Count = 0 RULECHECK Metal2.3 .... TOTAL Result Count = 0 RULECHECK Metal2.4 .... TOTAL Result Count = 0 RULECHECK Via2.1 ..... TOTAL Result Count = 0 RULECHECK Via2.2 ..... TOTAL Result Count = 0 RULECHECK Via2.3 ..... TOTAL Result Count = 0 RULECHECK Via2.4 ..... TOTAL Result Count = 0 RULECHECK Metal3.1 .... TOTAL Result Count = 0 RULECHECK Metal3.2 .... TOTAL Result Count = 0RULECHECK Metal3.3 .... TOTAL Result Count = 0 RULECHECK Metal3.4 .... TOTAL Result Count = 0

RULECHECK	Via3.1	TOTAL	Result	Count	=	0
RULECHECK	Via3.2	TOTAL	Result	Count	=	0
RULECHECK	Via3.3	TOTAL	Result	Count	=	0
RULECHECK	Via3.4	TOTAL	Result	Count	=	0
RULECHECK	Metal4.1	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal4.3	TOTAL	Result	Count	=	0
RULECHECK	Via4.1	TOTAL	Result	Count	=	0
RULECHECK	Via4.2	TOTAL	Result	Count	=	0
RULECHECK	Via4.3	TOTAL	Result	Count	=	0
RULECHECK	Via4.4	TOTAL	Result	Count	=	0
RULECHECK	Metal5.1	TOTAL	Result	Count	=	0
RULECHECK	Metal5.2	TOTAL	Result	Count	=	0
RULECHECK	Metal5.3	TOTAL	Result	Count	=	0
RULECHECK	Via5.1	TOTAL	Result	Count	=	0
RULECHECK	Via5.2	TOTAL	Result	Count	=	0
	Via5.3	TOTAL	Result	Count	=	0
	Via5.4	TOTAL	Result	Count	=	0
RULECHECK	Metal6.1	TOTAL	Result	Count	=	0
	Metal6.2	TOTAL	Result	Count	=	0
RULECHECK	Metal6.3	TOTAL	Result	Count	=	0
RULECHECK	Via6.1	TOTAL	Result	Count	=	0
RULECHECK	Via6.2	TOTAL	Result	Count	=	0
RULECHECK	Via6.3	TOTAL	Result	Count	=	0
RULECHECK	Via6.4	TOTAL	Result	Count	=	0
RULECHECK	Metal7.1	TOTAL	Result	Count	=	0
RULECHECK	Metal7.2	TOTAL	Result	Count	=	0
RULECHECK	Metal7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.1	TOTAL	Result	Count	=	0
RULECHECK	Via7.2	TOTAL	Result	Count	=	0
RULECHECK	Via7.3	TOTAL	Result	Count	=	0
	Via7.4	TOTAL	Result	Count	=	0
RULECHECK	Metal8.1	TOTAL	Result	Count	=	0
RULECHECK	Metal8.2	TOTAL	Result	Count	=	0
RULECHECK	Metal8.3	TOTAL	Result	Count	=	0
	Via8.1	TOTAL	Result	Count	=	0
RULECHECK	Via8.2	TOTAL	Result	Count	=	0
RULECHECK	Via8.3	TOTAL	Result	Count	=	0
	Via8.4					
	Metal9.1					
	Metal9.2					
	Metal9.3					
	Via9.1					0
	Via9.2					0
	Via9.3					0
RULECHECK			Result			
	Metal10.1					
	Metal10.2					
		_				-

RULECHECK	Metal10.3	TOTAL	Result	Count	=	0
RULECHECK	Metal1.5	TOTAL	Result	Count	=	0
RULECHECK	Metal1.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.7	TOTAL	Result	Count	=	0
RULECHECK	Metal1.8	TOTAL	Result	Count	=	0
RULECHECK	Metal1.9	TOTAL	Result	Count	=	0
RULECHECK	Metal2.5	TOTAL	Result	Count	=	0
RULECHECK	Metal2.6	TOTAL	Result	Count	=	0
RULECHECK	Metal2.7	TOTAL	Result	Count	=	0
RULECHECK	Metal2.8	TOTAL	Result	Count	=	0
RULECHECK	Metal2.9	TOTAL	Result	Count	=	0
RULECHECK	Metal3.5	TOTAL	Result	Count	=	0
RULECHECK	Metal3.6	TOTAL	Result	Count	=	0
RULECHECK	Metal3.7	TOTAL	Result	Count	=	0
RULECHECK	Metal3.8	TOTAL	Result	Count	=	0
RULECHECK	Metal3.9	TOTAL	Result	Count	=	0
RULECHECK	Metal4.5	TOTAL	Result	Count	=	0
RULECHECK	Metal4.6	TOTAL	Result	Count	=	0
RULECHECK	Metal4.7	TOTAL	Result	Count	=	0
RULECHECK	Metal4.8	TOTAL	Result	Count	=	0
RULECHECK	Metal5.5	TOTAL	Result	Count	=	0
RULECHECK	Metal5.6	TOTAL	Result	Count	=	0
RULECHECK	Metal5.7	TOTAL	Result	Count	=	0
RULECHECK	Metal5.8	TOTAL	Result	Count	=	0
RULECHECK	Metal6.5	TOTAL	Result	Count	=	0
RULECHECK	Metal6.6	TOTAL	Result	Count	=	0
RULECHECK	Metal6.7	TOTAL	Result	Count	=	0
RULECHECK	Metal6.8	TOTAL	Result	Count	=	0
RULECHECK	Metal7.5	TOTAL	Result	Count	=	0
RULECHECK	Metal7.6	TOTAL	Result	Count	=	0
RULECHECK	Metal7.7	TOTAL	Result	Count	=	0
RULECHECK	Metal8.5	TOTAL	Result	Count	=	0
RULECHECK	Metal8.6	TOTAL	Result	Count	=	0
RULECHECK	Metal8.7	TOTAL	Result	Count	=	0
RULECHECK	Metal9.5	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal10.5	TOTAL	Result	Count	=	0
RULECHECK	Metal10.6	TOTAL	Result	Count	=	0
	Grid.1	TOTAL	Result	Count	=	0
	Grid.2	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Grid.4	TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK	Grid.10	TOTAL	Result	Count	=	0

```
RULECHECK Grid.11 .... TOTAL Result Count = 0
RULECHECK Grid.12 ..... TOTAL Result Count = 0
RULECHECK Grid.13 .... TOTAL Result Count = 0
RULECHECK Grid.14 .... TOTAL Result Count = 0
RULECHECK Grid.15 ..... TOTAL Result Count = 0
RULECHECK Grid.16 ..... TOTAL Result Count = 0
RULECHECK Grid.17 ..... TOTAL Result Count = 0
RULECHECK Grid.18 .... TOTAL Result Count = 0
RULECHECK Grid.19 ..... TOTAL Result Count = 0
RULECHECK Grid.20 ..... TOTAL Result Count = 0
RULECHECK Grid.21 ..... TOTAL Result Count = 0
RULECHECK Grid.22 ..... TOTAL Result Count = 0
RULECHECK Grid.23 .... TOTAL Result Count = 0
RULECHECK Grid.24 .... TOTAL Result Count = 0
RULECHECK Grid.25 ..... TOTAL Result Count = 0
RULECHECK Grid.26 ..... TOTAL Result Count = 0
_____
--- SUMMARY
TOTAL CPU Time:
                               0
TOTAL REAL Time:
TOTAL Original Layer Geometries: 137
TOTAL DRC RuleChecks Executed: 156
TOTAL DRC Results Generated: 0
```

# LVS Report of Custom Inverter with fanout 0

```
Extraction Errors and Warnings for cell "Inv_Fo0.calibre.db"

WARNING: Open circuit - Same name on different nets:

Name: "out2"

(1) at location (19.93,7.1) on layer 11 "metal1" on net id 4

Group 5

13<sup>th</sup> March, 2017
```

(2) at location (20.54,7.11) on layer 11 "metall" on net id 5 The name was assigned to net 4 .

REPORT FILE NAME: Inv FO0.lvs.report LAYOUT NAME: Inv FOO.calibre.db SOURCE NAME: /u/soma2/cadence/LVS-files/Inv FO0.src.net ('Inv FO0') RULE FILE: /u/soma2/cadence/LVS-files/ calibreLVS.rul LVS Rule File for FreePDK45 RULE FILE TITLE: LVS MODE: Mask RULE FILE NAME: /u/soma2/cadence/LVS-files/ calibreLVS.rul Mon Mar 13 22:10:00 2017 CREATION TIME: CURRENT DIRECTORY: /u/soma2/cadence/LVS-files soma2 USER NAME:



v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013

Group 5 13<sup>th</sup> March, 2017

CALIBRE VERSION:


#### NUMBERS OF OBJECTS

-----

	Layout	Source	Component Type
Nets:	6	6	
Instances:	3	3	mn (4 pins) mp (4 pins)
			mb (4 brus)
Total Inst:	6	6	

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*

# o LVS Setup:

LVS	COMPONENT TYPE PROPERTY	element			
LVS	COMPONENT SUBTYPE PROPERTY	model			
// I	LVS PIN NAME PROPERTY				
LVS	POWER NAME	"VDD"			
LVS	GROUND NAME	"VSS"	"GROUND"		
LVS	CELL SUPPLY	NO			
LVS	RECOGNIZE GATES	ALL			
LVS	IGNORE PORTS	YES			
LVS	CHECK PORT NAMES	NO			
LVS	IGNORE TRIVIAL NAMED PORTS	NO			
LVS	BUILTIN DEVICE PIN SWAP	YES			
LVS	ALL CAPACITOR PINS SWAPPABLE	NO			
LVS	DISCARD PINS BY DEVICE	NO			
LVS	SOFT SUBSTRATE PINS	NO			
LVS	INJECT LOGIC	YES			
LVS	EXPAND UNBALANCED CELLS	YES			
LVS	FLATTEN INSIDE CELL	NO			
LVS	EXPAND SEED PROMOTIONS	NO			
LVS	PRESERVE PARAMETERIZED CELLS	NO			
LVS	GLOBALS ARE PORTS	YES			
LVS	REVERSE WL	NO			
		41-			

```
LVS SPICE PREFER PINS
LVS SPICE SLASH IS SPACE
                                       NO
                                       YES
LVS SPICE ALLOW FLOATING PINS
                                      YES
// LVS SPICE ALLOW INLINE PARAMETERS
LVS SPICE ALLOW UNQUOTED STRINGS NO
LVS SPICE CONDITIONAL LDD
                                      NO
LVS SPICE CULL PRIMITIVE SUBCIRCUITS NO
LVS SPICE IMPLIED MOS AREA
                                      NO
// LVS SPICE MULTIPLIER NAME
LVS SPICE OVERRIDE GLOBALS
                                      NO
LVS SPICE REDEFINE PARAM
                                      NO
LVS SPICE REPLICATE DEVICES
                                      NO
LVS SPICE SCALE X PARAMETERS
                                      NO
LVS SPICE STRICT WL
                                      NO
// LVS SPICE OPTION
LVS STRICT SUBTYPES
                                       NO
LVS EXACT SUBTYPES
                                       NO
LAYOUT CASE
                                       NO
SOURCE CASE
                                       NO
LVS COMPARE CASE
                                       NO
LVS DOWNCASE DEVICE
                                       NO
LVS REPORT MAXIMUM
                                       50
LVS PROPERTY RESOLUTION MAXIMUM
                                      32
// LVS SIGNATURE MAXIMUM
// LVS FILTER UNUSED OPTION
// LVS REPORT OPTION
LVS REPORT UNITS
                                      YES
// LVS NON USER NAME PORT
// LVS NON USER NAME NET
// LVS NON USER NAME INSTANCE
// Reduction
LVS REDUCE SERIES MOS
                                      YES
LVS REDUCE PARALLEL MOS
                                      YES
LVS REDUCE SEMI SERIES MOS
LVS REDUCE SPLIT GATES
                                      YES
                                      YES
LVS REDUCE PARALLEL BIPOLAR
LVS REDUCE SERIES CAPACITORS
                                      YES
YES
LVS REDUCE PARALLEL CAPACITORS
LVS REDUCE SERIES RESISTORS
                                      YES
YES
                                     YES
YES
PARALLEL
LVS REDUCE PARALLEL RESISTORS
LVS REDUCE PARALLEL DIODES
LVS REDUCTION PRIORITY
LVS SHORT EQUIVALENT NODES
                                       NO
// Trace Property
```

```
TRACE PROPERTY mn (nmos vtl) l 1 4e-09 ABSOLUTE
TRACE PROPERTY
               mn(nmos vtl) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtl) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtl) w w 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos vth) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos_vth) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vth) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vth) w w 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos vtg) l 1 4e-09 ABSOLUTE
TRACE PROPERTY
               mn(nmos vtg) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtg) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtg) w w 4e-09 ABSOLUTE
TRACE PROPERTY mn (nmos thkox) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos thkox) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos thkox) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos thkox) w w 4e-09 ABSOLUTE
```

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*

#### INFORMATION AND WARNINGS

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*

~	Matched	Matched	Unmatched	Unmatched	
Component	Layout	Source	Layout	Source	Туре
Nets:	6	6	0	0	
<pre>Instances: mn(NMOS VTL)</pre>	3	3	0	0	
, _ ,	3	3	0	0	
mp(PMOS_VTL)					
Total Inst:	6	6	0	0	

o Layout Names That Are Missing In The Source:

Nets: out2

o Initial Correspondence Points:

13<sup>th</sup> March, 2017 Group 5

Nets: vdd! gnd!

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*

SUMMARY

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*

Total CPU Time: 0 sec Total Elapsed Time: 0 sec

### **DRC Report of Custom Inverter with fanout 1:**

=== CALIBRE::DRC-F SUMMARY REPORT

Execution Date/Time: Sun Mar 12 03:14:43 2017

v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013 Calibre Version: Rule File Pathname: /u/soma2/cadence/DRC-files/ calibreDRC.rul

Rule File Title:

Layout System: GDS

Layout Path(s): inverter custom fal.calibre.db

inverter custom fa0

Layout Primary Cell: Current Directory: /u/soma2/cadence/DRC-files

User Name: soma2 Maximum Results/RuleCheck: 1000 Maximum Result Vertices: 4096

DRC Results Database: inverter custom fa0.drc.results (ASCII)

Layout Depth: ALL Text Depth: PRIMARY

inverter\_custom\_fa0.drc.summary (REPLACE)
ACUTE = NO SKEW = NO ANGLED = NO OFFGRID = Summary Report File: Geometry Flagging:

NO

13<sup>th</sup> March, 2017 Group 5

```
NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO
Excluded Cells:
CheckText Mapping:
                      COMMENT TEXT + RULE FILE INFORMATION
Layers:
                        MEMORY-BASED
Keep Empty Checks:
                        YES
______
_____
--- RUNTIME WARNINGS
--- ORIGINAL LAYER STATISTICS
LAYER pwell ..... TOTAL Original Geometry Count = 6
LAYER nwell ..... TOTAL Original Geometry Count = 5
LAYER active ..... TOTAL Original Geometry Count = 44
LAYER poly ...... TOTAL Original Geometry Count = 31
LAYER pimplant ... TOTAL Original Geometry Count = 4
LAYER nimplant ... TOTAL Original Geometry Count = 4
LAYER vth ..... TOTAL Original Geometry Count = 0
LAYER vtg ..... TOTAL Original Geometry Count = 0
LAYER metal1 ..... TOTAL Original Geometry Count = 33
LAYER metal2 .... TOTAL Original Geometry Count = 0
LAYER metal3 .... TOTAL Original Geometry Count = 0
LAYER metal4 .... TOTAL Original Geometry Count = 0
LAYER metal5 .... TOTAL Original Geometry Count = 0
LAYER metal6 .... TOTAL Original Geometry Count = 0
LAYER metal7 .... TOTAL Original Geometry Count = 0
LAYER metal8 .... TOTAL Original Geometry Count = 0
LAYER metal9 .... TOTAL Original Geometry Count = 0
LAYER metal10 .... TOTAL Original Geometry Count = 0
LAYER contact .... TOTAL Original Geometry Count = 17
LAYER vial ..... TOTAL Original Geometry Count = 0
LAYER via2 ..... TOTAL Original Geometry Count = 0
LAYER via3 ..... TOTAL Original Geometry Count = 0
LAYER via4 ..... TOTAL Original Geometry Count = 0
LAYER via5 ..... TOTAL Original Geometry Count = 0
LAYER via6 ..... TOTAL Original Geometry Count = 0
LAYER via7 ..... TOTAL Original Geometry Count = 0
LAYER via8 ..... TOTAL Original Geometry Count = 0
LAYER via9 ..... TOTAL Original Geometry Count = 0
______
--- RULECHECK RESULTS STATISTICS
```

---

```
RULECHECK Well.1 ..... TOTAL Result Count = 0
RULECHECK Well.2 ..... TOTAL Result Count = 0
RULECHECK Well.4 ..... TOTAL Result Count = 0
```

RULECHECK	Poly.1	TOTAL	Result	Count	=	0
RULECHECK	_	TOTAL	Result	Count	=	0
RULECHECK	Poly.3	TOTAL	Result	Count	=	0
RULECHECK	Poly.4	TOTAL	Result	Count	=	0
RULECHECK	Poly.5	TOTAL	Result	Count	=	0
RULECHECK	Poly.6	TOTAL	Result	Count	=	0
RULECHECK	Active.1	TOTAL	Result	Count	=	0
RULECHECK	Active.2	TOTAL	Result	Count	=	0
RULECHECK	Active.3	TOTAL	Result	Count	=	0
RULECHECK	Active.4	TOTAL	Result	Count	=	0
RULECHECK	<pre>Implant.1</pre>	TOTAL	Result	Count	=	0
RULECHECK	<pre>Implant.2</pre>	TOTAL	Result	Count	=	0
RULECHECK	<pre>Implant.3</pre>	TOTAL	Result	Count	=	0
RULECHECK	<pre>Implant.4</pre>	TOTAL	Result	Count	=	0
RULECHECK	<pre>Implant.6</pre>	TOTAL	Result	Count	=	0
RULECHECK	Contact.1	TOTAL	Result	Count	=	0
RULECHECK	Contact.2	TOTAL	Result	Count	=	0
RULECHECK	Contact.3	TOTAL	Result	Count	=	0
RULECHECK	Contact.4	TOTAL	Result	Count	=	0
RULECHECK	Contact.5	TOTAL	Result	Count	=	0
RULECHECK	Contact.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.1	TOTAL	Result	Count	=	0
RULECHECK	Metal1.2	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
	Via1.1	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal2.1	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal2.3	TOTAL	Result	Count	=	0
RULECHECK	Metal2.4	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via2.2	TOTAL	Result	Count	=	0
	Via2.3		Result			0
	Via2.4		Result	Count	=	0
	Metal3.1		Result			
	Metal3.2		Result	Count	=	0
	Metal3.3		Result			0
	Metal3.4		Result			
	Via3.1					0
	Via3.2		Result			0
	Via3.3					0
	Via3.4					0
	Metal4.1					0
	Metal4.2					
RULECHECK	Metal4.3	TOTAL	Result	Count	=	0

RULECHECK	Via4.1	TOTAL	Result	Count	=	0
RULECHECK	Via4.2	TOTAL	Result	Count	=	0
RULECHECK	Via4.3	TOTAL	Result	Count	=	0
RULECHECK	Via4.4	TOTAL	Result	Count	=	0
RULECHECK	Metal5.1	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal5.3	TOTAL	Result	Count	=	0
RULECHECK	Via5.1	TOTAL	Result	Count	=	0
RULECHECK	Via5.2	TOTAL	Result	Count	=	0
RULECHECK	Via5.3	TOTAL	Result	Count	=	0
RULECHECK	Via5.4	TOTAL	Result	Count	=	0
RULECHECK	Metal6.1	TOTAL	Result	Count	=	0
RULECHECK	Metal6.2	TOTAL	Result	Count	=	0
RULECHECK	Metal6.3	TOTAL	Result	Count	=	0
RULECHECK	Via6.1	TOTAL	Result	Count	=	0
	Via6.2	TOTAL	Result	Count	=	0
RULECHECK	Via6.3	TOTAL	Result	Count	=	0
RULECHECK	Via6.4	TOTAL	Result	Count	=	0
RULECHECK	Metal7.1	TOTAL	Result	Count	=	0
	Metal7.2	TOTAL	Result	Count	=	0
RULECHECK	Metal7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.1	TOTAL	Result	Count	=	0
RULECHECK	Via7.2	TOTAL	Result	Count	=	0
RULECHECK	Via7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.4	TOTAL	Result	Count	=	0
RULECHECK	Metal8.1	TOTAL	Result	Count	=	0
RULECHECK	Metal8.2	TOTAL	Result	Count	=	0
RULECHECK	Metal8.3	TOTAL	Result	Count	=	0
RULECHECK	Via8.1	TOTAL	Result	Count	=	0
RULECHECK	Via8.2	TOTAL	Result	Count	=	0
RULECHECK	Via8.3	TOTAL	Result	Count	=	0
RULECHECK	Via8.4	TOTAL	Result	Count	=	0
RULECHECK	Metal9.1	TOTAL	Result	Count	=	0
RULECHECK	Metal9.2	TOTAL	Result	Count	=	0
RULECHECK	Metal9.3	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via9.2	TOTAL	Result	Count	=	0
	Via9.3		Result			
	Via9.4		Result			
	Metal10.1					
	Metal10.2					
	Metal10.3					
	Metal1.5					0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			
RULECHECK			Result			
		_				-

RULECHECK	Metal2.6	TOTAL	Result	Count	=	0
RULECHECK	Metal2.7	TOTAL	Result	Count	=	0
RULECHECK	Metal2.8	TOTAL	Result	Count	=	0
RULECHECK	Metal2.9	TOTAL	Result	Count	=	0
RULECHECK	Metal3.5	TOTAL	Result	Count	=	0
RULECHECK	Metal3.6	TOTAL	Result	Count	=	0
RULECHECK	Metal3.7	TOTAL	Result	Count	=	0
RULECHECK	Metal3.8	TOTAL	Result	Count	=	0
RULECHECK	Metal3.9	TOTAL	Result	Count	=	0
RULECHECK	Metal4.5	TOTAL	Result	Count	=	0
RULECHECK	Metal4.6	TOTAL	Result	Count	=	0
RULECHECK	Metal4.7	TOTAL	Result	Count	=	0
RULECHECK	Metal4.8	TOTAL	Result	Count	=	0
RULECHECK	Metal5.5	TOTAL	Result	Count	=	0
RULECHECK	Metal5.6	TOTAL	Result	Count	=	0
RULECHECK	Metal5.7	TOTAL	Result	Count	=	0
RULECHECK	Metal5.8	TOTAL	Result	Count	=	0
RULECHECK	Metal6.5	TOTAL	Result	Count	=	0
RULECHECK	Metal6.6	TOTAL	Result	Count	=	0
RULECHECK	Metal6.7	TOTAL	Result	Count	=	0
RULECHECK	Metal6.8	TOTAL	Result	Count	=	0
RULECHECK	Metal7.5	TOTAL	Result	Count	=	0
RULECHECK	Metal7.6	TOTAL	Result	Count	=	0
RULECHECK	Metal7.7	TOTAL	Result	Count	=	0
RULECHECK	Metal8.5	TOTAL	Result	Count	=	0
RULECHECK	Metal8.6	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal9.5	TOTAL	Result	Count	=	0
RULECHECK	Metal9.6	TOTAL	Result	Count	=	0
RULECHECK	Metal10.5	TOTAL	Result	Count	=	0
RULECHECK	Metal10.6	TOTAL	Result	Count	=	0
RULECHECK	Grid.1	TOTAL	Result	Count	=	0
RULECHECK	Grid.2	TOTAL	Result	Count	=	0
RULECHECK	Grid.3	TOTAL	Result	Count	=	0
RULECHECK	Grid.4	TOTAL	Result	Count	=	0
RULECHECK	Grid.5	TOTAL	Result	Count	=	0
RULECHECK	Grid.6	TOTAL	Result	Count	=	0
RULECHECK	Grid.7	TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK		TOTAL	Result			0
RULECHECK	Grid.17	TOTAL	Result	Count	=	0

```
RULECHECK Grid.18 ..... TOTAL Result Count = 0
RULECHECK Grid.19 .... TOTAL Result Count = 0
RULECHECK Grid.20 .... TOTAL Result Count = 0
RULECHECK Grid.21 .... TOTAL Result Count = 0
RULECHECK Grid.22 ..... TOTAL Result Count = 0
RULECHECK Grid.23 ..... TOTAL Result Count = 0
RULECHECK Grid.24 .... TOTAL Result Count = 0
RULECHECK Grid.25 ..... TOTAL Result Count = 0
RULECHECK Grid.26 ..... TOTAL Result Count = 0
______
--- SUMMARY
TOTAL CPU Time:
TOTAL REAL Time:
TOTAL Original Layer Geometries: 144
TOTAL DRC RuleChecks Executed: 156
TOTAL DRC Results Generated:
```

### LVS Report of Custom Inverter with fanout 1:

##						##
##	(	C A	L I	ВR	RE SYSTEM	##
##						##
##			L V	S	REPORT	##
##						##
#####	#####:	####	###	####	; # # # # # # # # # # # # # # # # # # #	####

REPORT FILE NAME: inverter fal.lvs.report inverter fal.calibre.db LAYOUT NAME: /u/soma2/cadence/LVS-SOURCE NAME: files/inverter fal.src.net ('inverter fal')

RULE FILE: /u/soma2/cadence/LVS-files/\_calibreLVS.rul\_
RULE FILE TITLE: LVS Rule File for FreePDK45

Mask LVS MODE:

RULE FILE NAME:

/u/soma2/cadence/LVS-files/\_calibreLVS.rul\_ Sun Mar 12 03:22:50 2017 /u/soma2/cadence/LVS-files CREATION TIME: CURRENT DIRECTORY:

soma2 USER NAME:

CALIBRE VERSION: v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*

OVERALL COMPARISON RESULTS

\* \*\*\*\*\*\*



NUMBERS OF OBJECTS

Layout Source Component Type Nets:

13<sup>th</sup> March, 2017 Group 5

Instar	nces:	4	4	mn (4	pins)
		4	4		pins)
_					
Total	Inst:	8	8		
*****	******	*****	*****	*****	******
*****	******	******	*****		
				S PARA	METERS **********
	* * * * * * * * * * * * * * * * * *			* * * * * *	* * * * * * * * * * * * * * * * * * * *
o LVS S	Setup:				
	COMPONENT TYPE			elem	
	COMPONENT SUE LVS PIN NAME E		RTY	mode	1
	POWER NAME	KOPEKII		"VDD	п
_	GROUND NAME				" "GROUND"
LVS	CELL SUPPLY			NO	
LVS	RECOGNIZE GAT	TES		ALL	
	IGNORE PORTS			YES	
	CHECK PORT NA			NO	
	IGNORE TRIVIA		R'I'S	NO	
	BUILTIN DEVIC		PART.F.	YES NO	
_	DISCARD PINS			NO	
	SOFT SUBSTRAT			NO	
LVS	INJECT LOGIC			YES	
	EXPAND UNBALA			YES	
_	FLATTEN INSII	_		NO	
	EXPAND SEED F		CELLC	NO	
_	PRESERVE PARA GLOBALS ARE B		CELLS	NO YES	
_	REVERSE WL	ONIS		NO	
	SPICE PREFER	PINS		NO	
LVS	SPICE SLASH I	S SPACE		YES	
LVS	SPICE ALLOW E	FLOATING PI	NS	YES	
	LVS SPICE ALLO				
	SPICE ALLOW U		RINGS	NO	
	SPICE CONDITI		BCTBCIITTC	NO NO	
	SPICE COLL PR		DCTI/COTID	NO NO	
	LVS SPICE MULT		E	2.0	
	SPICE OVERRII			NO	
T T 7 C	ODICE DEDUCTA			NTO	

NO

LVS SPICE REDEFINE PARAM

```
LVS SPICE SCALE X PARAMETERS
                                            NO
   LVS SPICE STRICT WL
                                            NO
   // LVS SPICE OPTION
   LVS STRICT SUBTYPES
                                             NO
   LVS EXACT SUBTYPES
                                             NO
   LAYOUT CASE
                                             NO
   SOURCE CASE
                                            NO
   LVS COMPARE CASE
                                            NO
   LVS DOWNCASE DEVICE
                                            NO
   LVS REPORT MAXIMUM
                                            50
   LVS PROPERTY RESOLUTION MAXIMUM
                                            32
   // LVS SIGNATURE MAXIMUM
   // LVS FILTER UNUSED OPTION
   // LVS REPORT OPTION
   LVS REPORT UNITS
                                             YES
   // LVS NON USER NAME PORT
   // LVS NON USER NAME NET
   // LVS NON USER NAME INSTANCE
   // Reduction
   LVS REDUCE SERIES MOS
                                            YES
   LVS REDUCE PARALLEL MOS
                                            YES
  LVS REDUCE SEMI SERIES MOS
LVS REDUCE SPLIT GATES
                                            YES
                                            YES
  LVS REDUCE PARALLEL BIPOLAR
LVS REDUCE SERIES CAPACITORS
                                           YES
YES
  LVS REDUCE PARALLEL CAPACITORS
LVS REDUCE SERIES RESISTORS
LVS REDUCE PARALLEL RESISTORS
LVS REDUCE PARALLEL DIODES
                                           YES
YES
                                           YES
                                            YES
   LVS REDUCE PARALLEL DIODES
                                           PARALLEL
   LVS REDUCTION PRIORITY
   LVS SHORT EQUIVALENT NODES
                                            NO
   // Trace Property
   TRACE PROPERTY mn(nmos vtl) 1 1 4e-09 ABSOLUTE
   TRACE PROPERTY mn(nmos_vtl) w w 4e-09 ABSOLUTE
   TRACE PROPERTY mp (pmos vtl) 1 1 4e-09 ABSOLUTE
   TRACE PROPERTY mp (pmos vtl) w w 4e-09 ABSOLUTE
   TRACE PROPERTY mn(nmos vth) 1 1 4e-09 ABSOLUTE
   TRACE PROPERTY mn(nmos vth) w w 4e-09 ABSOLUTE
   TRACE PROPERTY mp (pmos vth) 1 1 4e-09 ABSOLUTE
   TRACE PROPERTY mp (pmos vth) w w 4e-09 ABSOLUTE
   TRACE PROPERTY mn(nmos vtg) l 1 4e-09 ABSOLUTE
   TRACE PROPERTY mn(nmos vtg) w w 4e-09 ABSOLUTE
                                               13<sup>th</sup> March, 2017
Group 5
```

NO

LVS SPICE REPLICATE DEVICES

TRACE	PROPERTY	mp(pmos	vtg) l	1	4€	e-09 A	BSOLUTE
TRACE	PROPERTY	mp(pmos_	vtg) w	W	4€	e-09 A	BSOLUTE
TRACE	PROPERTY	mn(nmos_	thkox)	1	1	4e-09	ABSOLUTE
TRACE	PROPERTY	mn(nmos_	thkox)	W	W	4e-09	ABSOLUTE
TRACE	PROPERTY	mp(pmos_	thkox)	1	1	4e-09	ABSOLUTE
TRACE	PROPERTY	mp(pmos_	thkox)	W	W	4e-09	ABSOLUTE

INFORMATION AND WARNINGS

Common on one	Matched	Matched	Unmatched	Unmatched	
Component	Layout	Source	Layout	Source	Type
Nets:	7	7	0	0	
<pre>Instances: mn (NMOS VTL)</pre>	4	4	0	0	
_ ·	4	4	0	0	
mp(PMOS_VTL)					
matal Twat.					
Total Inst:	8	8	Ü	U	

o Layout Names That Are Missing In The Source:

Nets: out2 Y

o Initial Correspondence Points:

Nets: in vdd! out gnd!

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*

SUMMARY

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*

Total CPU Time: 0 sec

Total Elapsed Time: 0 sec

## **DRC Report of Custom Inverter with fanout 2:**

```
______
=== CALIBRE::DRC-F SUMMARY REPORT
Execution Date/Time: Mon Mar 13 02:43:08 2017
Calibre Version:
                       v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013
Rule File Pathname: /u/soma2/cadence/DRC-files/ calibreDRC.rul
Rule File Title:
Layout System:
                        GDS
Layout Path(s):

Layout Primary Cell:

inverter_fa2
/u/soma2/cadence/DRC-files
                       inverter fa2.calibre.db
User Name:
                        soma2
Maximum Results/RuleCheck: 1000
Maximum Result Vertices: 4096
DRC Results Database: inverter_fa2.drc.results (ASCII)
Layout Depth:
                        ALL
Text Depth:
                        PRIMARY
Summary Report File: inverter_fa2.drc.summary (REPLACE)
Geometry Flagging:
                       ACUTE = NO SKEW = NO ANGLED = NO OFFGRID =
NO
                        NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO
Excluded Cells:
CheckText Mapping: COMMENT TEXT + RULE FILE INFORMATION
Layers:
                       MEMORY-BASED
Keep Empty Checks:
                        YES
--- RUNTIME WARNINGS
______
_____
--- ORIGINAL LAYER STATISTICS
LAYER pwell ..... TOTAL Original Geometry Count = 7
LAYER nwell ..... TOTAL Original Geometry Count = 7
LAYER active ..... TOTAL Original Geometry Count = 72
LAYER poly ...... TOTAL Original Geometry Count = 45
LAYER pimplant ... TOTAL Original Geometry Count = 6
LAYER nimplant ... TOTAL Original Geometry Count = 6
LAYER vth ...... TOTAL Original Geometry Count = 0
                                        13<sup>th</sup> March, 2017
Group 5
```

```
LAYER vtg ..... TOTAL Original Geometry Count = 0
LAYER metall .... TOTAL Original Geometry Count = 54
LAYER metal2 .... TOTAL Original Geometry Count = 5
LAYER metal3 .... TOTAL Original Geometry Count = 0
LAYER metal4 .... TOTAL Original Geometry Count = 0
LAYER metal5 ..... TOTAL Original Geometry Count = 0
LAYER metal6 .... TOTAL Original Geometry Count = 0
LAYER metal7 .... TOTAL Original Geometry Count = 0
LAYER metal8 .... TOTAL Original Geometry Count = 0
LAYER metal9 .... TOTAL Original Geometry Count = 0
LAYER metal10 .... TOTAL Original Geometry Count = 0
LAYER contact .... TOTAL Original Geometry Count = 27
LAYER vial ..... TOTAL Original Geometry Count = 2
LAYER via2 ..... TOTAL Original Geometry Count = 0
LAYER via3 ..... TOTAL Original Geometry Count = 0
LAYER via4 ..... TOTAL Original Geometry Count = 0
LAYER via5 ..... TOTAL Original Geometry Count = 0
LAYER via6 ..... TOTAL Original Geometry Count = 0
LAYER via7 ..... TOTAL Original Geometry Count = 0
LAYER via8 ..... TOTAL Original Geometry Count = 0
LAYER via9 ..... TOTAL Original Geometry Count = 0
______
--- RULECHECK RESULTS STATISTICS
RULECHECK Well.1 ..... TOTAL Result Count = 0
RULECHECK Well.2 ..... TOTAL Result Count = 0
RULECHECK Well.4 ..... TOTAL Result Count = 0
RULECHECK Poly.1 ..... TOTAL Result Count = 0
RULECHECK Poly.2 ..... TOTAL Result Count = 0
RULECHECK Poly.3 ..... TOTAL Result Count = 0
RULECHECK Poly.4 ..... TOTAL Result Count = 0
RULECHECK Poly.5 ..... TOTAL Result Count = 0
RULECHECK Poly.6 ..... TOTAL Result Count = 0
RULECHECK Active.1 .... TOTAL Result Count = 0
RULECHECK Active.2 .... TOTAL Result Count = 0
RULECHECK Active.3 .... TOTAL Result Count = 0
RULECHECK Active.4 .... TOTAL Result Count = 0
RULECHECK Implant.1 ... TOTAL Result Count = 0
RULECHECK Implant.2 ... TOTAL Result Count = 0
RULECHECK Implant.3 ... TOTAL Result Count = 0
RULECHECK Implant.4 ... TOTAL Result Count = 0
RULECHECK Implant.6 ... TOTAL Result Count = 0
RULECHECK Contact.1 ... TOTAL Result Count = 0
RULECHECK Contact.2 ... TOTAL Result Count = 0
RULECHECK Contact.3 ... TOTAL Result Count = 0
RULECHECK Contact.4 ... TOTAL Result Count = 0
RULECHECK Contact.5 ... TOTAL Result Count = 0
```

RULECHECK	Contact.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.1	TOTAL	Result	Count	=	0
RULECHECK	Metal1.2	TOTAL	Result	Count	=	0
RULECHECK	Metal1.3	TOTAL	Result	Count	=	0
RULECHECK	Metal1.4	TOTAL	Result	Count	=	0
RULECHECK	Via1.1	TOTAL	Result	Count	=	0
RULECHECK	Via1.2	TOTAL	Result	Count	=	0
RULECHECK	Via1.3	TOTAL	Result	Count	=	0
RULECHECK	Via1.4	TOTAL	Result	Count	=	0
RULECHECK	Metal2.1	TOTAL	Result	Count	=	0
RULECHECK	Metal2.2	TOTAL	Result	Count	=	0
RULECHECK	Metal2.3	TOTAL	Result	Count	=	0
RULECHECK	Metal2.4	TOTAL	Result	Count	=	0
RULECHECK	Via2.1	TOTAL	Result	Count	=	0
RULECHECK	Via2.2	TOTAL	Result	Count	=	0
RULECHECK	Via2.3	TOTAL	Result	Count	=	0
RULECHECK	Via2.4	TOTAL	Result	Count	=	0
RULECHECK	Metal3.1	TOTAL	Result	Count	=	0
RULECHECK	Metal3.2	TOTAL	Result	Count	=	0
RULECHECK	Metal3.3	TOTAL	Result	Count	=	0
RULECHECK	Metal3.4	TOTAL	Result	Count	=	0
RULECHECK	Via3.1	TOTAL	Result	Count	=	0
RULECHECK	Via3.2	TOTAL	Result	Count	=	0
RULECHECK	Via3.3	TOTAL	Result	Count	=	0
RULECHECK	Via3.4	TOTAL	Result	Count	=	0
RULECHECK	Metal4.1	TOTAL	Result	Count	=	0
RULECHECK	Metal4.2	TOTAL	Result	Count	=	0
RULECHECK	Metal4.3	TOTAL	Result	Count	=	0
RULECHECK	Via4.1	TOTAL	Result	Count	=	0
RULECHECK	Via4.2	TOTAL	Result	Count	=	0
RULECHECK	Via4.3	TOTAL	Result	Count	=	0
RULECHECK	Via4.4	TOTAL	Result	Count	=	0
RULECHECK	Metal5.1	TOTAL	Result	Count	=	0
RULECHECK	Metal5.2	TOTAL	Result	Count	=	0
RULECHECK	Metal5.3	TOTAL	Result	Count	=	0
RULECHECK	Via5.1	TOTAL	Result	Count	=	0
RULECHECK	Via5.2	TOTAL	Result	Count	=	0
RULECHECK	Via5.3	TOTAL	Result	Count	=	0
RULECHECK	Via5.4	TOTAL	Result	Count	=	0
	Metal6.1	TOTAL	Result	Count	=	0
RULECHECK	Metal6.2	TOTAL	Result	Count	=	0
RULECHECK	Metal6.3	TOTAL	Result	Count	=	0
	Via6.1		Result	Count	=	0
RULECHECK	Via6.2	TOTAL	Result	Count	=	0
RULECHECK	Via6.3	TOTAL	Result	Count	=	0
RULECHECK	Via6.4	TOTAL	Result	Count	=	0
RULECHECK	Metal7.1	TOTAL	Result	Count	=	0
RULECHECK	Metal7.2	TOTAL	Result	Count	=	0

RULECHECK	Metal7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.1	TOTAL	Result	Count	=	0
RULECHECK	Via7.2	TOTAL	Result	Count	=	0
RULECHECK	Via7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.4	TOTAL	Result	Count	=	0
RULECHECK	Metal8.1	TOTAL	Result	Count	=	0
RULECHECK	Metal8.2	TOTAL	Result	Count	=	0
RULECHECK	Metal8.3	TOTAL	Result	Count	=	0
RULECHECK	Via8.1	TOTAL	Result	Count	=	0
RULECHECK	Via8.2	TOTAL	Result	Count	=	0
RULECHECK	Via8.3	TOTAL	Result	Count	=	0
RULECHECK	Via8.4	TOTAL	Result	Count	=	0
RULECHECK	Metal9.1	TOTAL	Result	Count	=	0
RULECHECK	Metal9.2	TOTAL	Result	Count	=	0
RULECHECK	Metal9.3	TOTAL	Result	Count	=	0
RULECHECK	Via9.1	TOTAL	Result	Count	=	0
RULECHECK	Via9.2	TOTAL	Result	Count	=	0
RULECHECK	Via9.3	TOTAL	Result	Count	=	0
RULECHECK	Via9.4	TOTAL	Result	Count	=	0
	Metal10.1	TOTAL	Result	Count	=	0
RULECHECK	Metal10.2	TOTAL	Result	Count	=	0
RULECHECK	Metal10.3	TOTAL	Result	Count	=	0
RULECHECK	Metal1.5	TOTAL	Result	Count	=	0
RULECHECK	Metal1.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.7	TOTAL	Result	Count	=	0
RULECHECK	Metal1.8	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal2.5	TOTAL	Result	Count	=	0
RULECHECK	Metal2.6	TOTAL	Result	Count	=	0
RULECHECK	Metal2.7	TOTAL	Result	Count	=	0
RULECHECK	Metal2.8	TOTAL	Result	Count	=	0
RULECHECK	Metal2.9	TOTAL	Result	Count	=	0
RULECHECK	Metal3.5	TOTAL	Result	Count	=	0
RULECHECK	Metal3.6	TOTAL	Result	Count	=	0
RULECHECK	Metal3.7	TOTAL	Result	Count	=	0
RULECHECK	Metal3.8	TOTAL	Result	Count	=	0
RULECHECK	Metal3.9		Result			0
RULECHECK	Metal4.5		Result			0
RULECHECK	Metal4.6	TOTAL	Result	Count	=	0
RULECHECK			Result	Count	=	0
RULECHECK		_	Result			0
RULECHECK			Result			0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK	Metal6.6		Result			
RULECHECK	Metal6.7	TOTAL	Result	Count	=	0

```
RULECHECK Metal6.8 .... TOTAL Result Count = 0
RULECHECK Metal7.5 .... TOTAL Result Count = 0
RULECHECK Metal7.6 .... TOTAL Result Count = 0
RULECHECK Metal7.7 .... TOTAL Result Count = 0
RULECHECK Metal8.5 .... TOTAL Result Count = 0
RULECHECK Metal8.6 .... TOTAL Result Count = 0
RULECHECK Metal8.7 .... TOTAL Result Count = 0
RULECHECK Metal9.5 .... TOTAL Result Count = 0
RULECHECK Metal9.6 .... TOTAL Result Count = 0
RULECHECK Metal10.5 ... TOTAL Result Count = 0
RULECHECK Metal10.6 ... TOTAL Result Count = 0
RULECHECK Grid.1 ..... TOTAL Result Count = 0
RULECHECK Grid.2 ..... TOTAL Result Count = 0
RULECHECK Grid.3 ..... TOTAL Result Count = 0
RULECHECK Grid.4 ..... TOTAL Result Count = 0
RULECHECK Grid.5 ..... TOTAL Result Count = 0
RULECHECK Grid.6 ..... TOTAL Result Count = 0
RULECHECK Grid.7 ..... TOTAL Result Count = 0
RULECHECK Grid.8 ..... TOTAL Result Count = 0
RULECHECK Grid.9 ..... TOTAL Result Count = 0
RULECHECK Grid.10 .... TOTAL Result Count = 0
RULECHECK Grid.11 .... TOTAL Result Count = 0
RULECHECK Grid.12 ..... TOTAL Result Count = 0
RULECHECK Grid.13 .... TOTAL Result Count = 0
RULECHECK Grid.14 .... TOTAL Result Count = 0
RULECHECK Grid.15 ..... TOTAL Result Count = 0
RULECHECK Grid.16 ..... TOTAL Result Count = 0
RULECHECK Grid.17 .... TOTAL Result Count = 0
RULECHECK Grid.18 ..... TOTAL Result Count = 0
RULECHECK Grid.19 ..... TOTAL Result Count = 0
RULECHECK Grid.20 ..... TOTAL Result Count = 0
RULECHECK Grid.21 ..... TOTAL Result Count = 0
RULECHECK Grid.22 ..... TOTAL Result Count = 0
RULECHECK Grid.23 .... TOTAL Result Count = 0
RULECHECK Grid.24 ..... TOTAL Result Count = 0
RULECHECK Grid.25 ..... TOTAL Result Count = 0
RULECHECK Grid.26 ..... TOTAL Result Count = 0
--- SUMMARY
TOTAL CPU Time:
                                 0
TOTAL REAL Time:
TOTAL Original Layer Geometries: 231
TOTAL DRC RuleChecks Executed: 156
TOTAL DRC Results Generated:
```

# LVS Report of Custom Inverter with fanouts 2:

```
Extraction Errors and Warnings for cell "inverter_fa2.calibre.db"
```

```
WARNING: Open circuit - Same name on different nets:
Name: "out2"
(1) at location (19.93,7.1) on layer 11 "metal1" on net
id 5
(2) at location (20.54,7.11) on layer 11 "metal1" on net
id 6
(3) at location (22.49,7.095) on layer 11 "metal1" on net
id 8
The name was assigned to net 5.
```

```
REPORT FILE NAME: inverter_fa2.lvs.report
LAYOUT NAME: inverter_fa2.calibre.db

SOURCE NAME: /u/soma2/cadence/LVS-
files/inverter_fa2.src.net ('inverter_fa2')

RULE FILE: /u/soma2/cadence/LVS-files/_calibreLVS.rul_
RULE FILE TITLE: LVS Rule File for FreePDK45

LVS MODE: Mask

RULE FILE NAME: /u/soma2/cadence/LVS-files/_calibreLVS.rul_
CREATION TIME: Mon Mar 13 02:44:17 2017

CURRENT DIRECTORY: /u/soma2/cadence/LVS-files
USER NAME: soma2
```

Group 5 13<sup>th</sup> March, 2017

LVS	POWER NAME GROUND NAME CELL SUPPLY RECOGNIZE GATES IGNORE PORTS CHECK PORT NAMES	"VDD"	
LVS	GROUND NAME	"VSS"	"GROUND"
LVS	CELL SUPPLY	NO	
LVS	RECOGNIZE GATES	ALL	
LVS	IGNORE PORTS	YES	
LVS	CHECK PORT NAMES	NO	
LVS	IGNORE TRIVIAL NAMED PORTS	NO	
	BUILTIN DEVICE PIN SWAP		
LVS	ALL CAPACITOR PINS SWAPPABLE	NO	
LVS	DISCARD PINS BY DEVICE	NO	
LVS	SOFT SUBSTRATE PINS	NO	
LVS	INJECT LOGIC	YES	
LVS	DISCARD PINS BY DEVICE SOFT SUBSTRATE PINS INJECT LOGIC EXPAND UNBALANCED CELLS FLATTEN INSIDE CELL EXPAND SEED PROMOTIONS	YES	
LVS	FLATTEN INSIDE CELL	NO	
LVS	EXPAND SEED PROMOTIONS	NO	
LVS	PRESERVE PARAMETERIZED CELLS	NO	
LVS	PRESERVE PARAMETERIZED CELLS GLOBALS ARE PORTS	YES	
LVS	REVERSE WL	NO	
LVS	SPICE PREFER PINS	NO	
LVS	GLOBALS ARE PORTS REVERSE WL SPICE PREFER PINS SPICE SLASH IS SPACE	YES	
LVS	SPICE ALLOW FLOATING PINS	YES	
	LVS SPICE ALLOW INLINE PARAMETERS		
LVS	SPICE ALLOW UNQUOTED STRINGS	NO	
	SPICE CONDITIONAL LDD	NO	
LVS	SPICE CULL PRIMITIVE SUBCIRCUITS	NO	
LVS	SPICE IMPLIED MOS AREA	NO	
// I	SPICE IMPLIED MOS AREA LVS SPICE MULTIPLIER NAME SPICE OVERRIDE GLOBALS		
LVS	SPICE OVERRIDE GLOBALS SPICE REDEFINE PARAM	NO	
LVS	SPICE REDEFINE PARAM	NO	
LVS	SPICE REPLICATE DEVICES	NO	
LVS	SPICE REPLICATE DEVICES SPICE SCALE X PARAMETERS	NO	
LVS	SPICE STRICT WL	NO	
	LVS SPICE OPTION		
	STRICT SUBTYPES	NO	
	EXACT SUBTYPES	NO	
	OUT CASE	NO	
	RCE CASE	NO	
	COMPARE CASE	NO	
	DOWNCASE DEVICE	NO	
_	REPORT MAXIMUM	50	
	PROPERTY RESOLUTION MAXIMUM	32	
	LVS SIGNATURE MAXIMUM		
	LVS FILTER UNUSED OPTION		
	LVS REPORT OPTION		
	REPORT UNITS	YES	
	LVS NON USER NAME PORT		
	LVS NON USER NAME NET		
// 1	LVS NON USER NAME INSTANCE		

```
// Reduction
  LVS REDUCE SERIES MOS
                                     YES
  LVS REDUCE PARALLEL MOS
                                    YES
  LVS REDUCE SEMI SERIES MOS
                                    YES
  LVS REDUCE SPLIT GATES
                                    YES
  LVS REDUCE PARALLEL BIPOLAR
                                    YES
  LVS REDUCE SERIES CAPACITORS
                                    YES
                                    YES
  LVS REDUCE PARALLEL CAPACITORS
  LVS REDUCE SERIES RESISTORS
                                    YES
  LVS REDUCE PARALLEL RESISTORS
                                    YES
  LVS REDUCE PARALLEL DIODES
                                    YES
  LVS REDUCTION PRIORITY
                                    PARALLEL
  LVS SHORT EQUIVALENT NODES
                                     NO
  // Trace Property
  TRACE PROPERTY mn (nmos vtl) 1 1 4e-09 ABSOLUTE
  TRACE PROPERTY mn(nmos vtl) w w 4e-09 ABSOLUTE
  TRACE PROPERTY mp (pmos vtl) 1 1 4e-09 ABSOLUTE
  TRACE PROPERTY mp (pmos vtl) w w 4e-09 ABSOLUTE
  TRACE PROPERTY mn(nmos vth) 1 1 4e-09 ABSOLUTE
  TRACE PROPERTY mn(nmos vth) w w 4e-09 ABSOLUTE
  TRACE PROPERTY mp (pmos vth) 1 1 4e-09 ABSOLUTE
  TRACE PROPERTY mp (pmos vth) w w 4e-09 ABSOLUTE
  TRACE PROPERTY mn (nmos vtg) l 1 4e-09 ABSOLUTE
  TRACE PROPERTY mn(nmos_vtg) w w 4e-09 ABSOLUTE
  TRACE PROPERTY mp (pmos vtg) 1 1 4e-09 ABSOLUTE
  TRACE PROPERTY mp (pmos vtg) w w 4e-09 ABSOLUTE
  TRACE PROPERTY mn(nmos thkox) 1 1 4e-09 ABSOLUTE
  TRACE PROPERTY mn (nmos thkox) w w 4e-09 ABSOLUTE
  TRACE PROPERTY mp (pmos thkox) 1 1 4e-09 ABSOLUTE
  TRACE PROPERTY mp (pmos thkox) w w 4e-09 ABSOLUTE
******************
*********
                           INFORMATION AND WARNINGS
*******************
*********
               Matched Matched Unmatched Unmatched
Component
                Layout Source
                                      Layout
                                                 Source
                                                          Type
                                      13<sup>th</sup> March, 2017
Group 5
```

Nets:	8	8	0	0	
<pre>Instances: mn(NMOS VTL)</pre>	5	5	0	0	
(-:::/	5	5	0	0	
mp(PMOS_VTL)					
Total Inst:	10	10	0	0	

#### o Statistics:

1 net was matched arbitrarily.

o Layout Names That Are Missing In The Source:

Nets: out2 Y out

o Initial Correspondence Points:

Nets: in vdd! gnd!

o Ambiguity Resolution Points:

(Each one of the following objects belongs to a group of indistinguishable objects.

The listed objects were matched arbitrarily by the Ambiguity Resolution feature of LVS.

Arbitrary matching may be prevented by assigning names to these objects or to adjacent nets).

Layout		Source
	No. 4. a.	
	Nets	
8 (22.315,6.610)		net07

#### SUMMARY

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*

Total CPU Time: 0 sec Total Elapsed Time: 0 sec

## **DRC Report of Custom Inverter with fanouts 4:**

=== CALIBRE::DRC-F SUMMARY REPORT

Execution Date/Time: Mon Mar 13 05:12:22 2017

Calibre Version: v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013 Rule File Pathname: /u/soma2/cadence/DRC-files/ calibreDRC.rul

Rule File Title:

Layout System: GDS

Layout Path(s): inverter\_fa4.calibre.db
Layout Primary Cell: inverter\_fa4
Current Directors

/u/soma2/cadence/DRC-files Current Directory:

User Name: soma2 Maximum Results/RuleCheck: 1000 Maximum Result Vertices: 4096

DRC Results Database: inverter\_fa4.drc.results (ASCII)

Layout Depth: ALL Text Depth: PRIMARY

Summary Report File: inverter\_fa4.drc.summary (REPLACE)
Geometry Flagging: ACUTE = NO SKEW = NO ANGLED = NO OFFGRID =

NO

NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO

Excluded Cells:

CheckText Mapping: COMMENT TEXT + RULE FILE INFORMATION

Layers: MEMORY-BASED

Keep Empty Checks: YES

\_\_\_\_\_\_

--- RUNTIME WARNINGS

13<sup>th</sup> March, 2017 Group 5

```
--- ORIGINAL LAYER STATISTICS
LAYER pwell ..... TOTAL Original Geometry Count = 10
LAYER nwell ..... TOTAL Original Geometry Count = 10
LAYER active ..... TOTAL Original Geometry Count = 102
LAYER poly ..... TOTAL Original Geometry Count = 63
LAYER pimplant ... TOTAL Original Geometry Count = 9
LAYER nimplant ... TOTAL Original Geometry Count = 9
LAYER vth ...... TOTAL Original Geometry Count = 0
LAYER vtg ..... TOTAL Original Geometry Count = 0
LAYER metall .... TOTAL Original Geometry Count = 79
LAYER metal2 .... TOTAL Original Geometry Count = 5
LAYER metal3 .... TOTAL Original Geometry Count = 0
LAYER metal4 .... TOTAL Original Geometry Count = 0
LAYER metal5 .... TOTAL Original Geometry Count = 0
LAYER metal6 .... TOTAL Original Geometry Count = 0
LAYER metal7 .... TOTAL Original Geometry Count = 0
LAYER metal8 .... TOTAL Original Geometry Count = 0
LAYER metal9 .... TOTAL Original Geometry Count = 0
LAYER metal10 .... TOTAL Original Geometry Count = 0
LAYER contact .... TOTAL Original Geometry Count = 39
LAYER vial ..... TOTAL Original Geometry Count = 4
LAYER via2 ..... TOTAL Original Geometry Count = 0
LAYER via3 ..... TOTAL Original Geometry Count = 0
LAYER via4 ..... TOTAL Original Geometry Count = 0
LAYER via5 ..... TOTAL Original Geometry Count = 0
LAYER via6 ..... TOTAL Original Geometry Count = 0
LAYER via7 ..... TOTAL Original Geometry Count = 0
LAYER via8 ..... TOTAL Original Geometry Count = 0
LAYER via9 ..... TOTAL Original Geometry Count = 0
______
--- RULECHECK RESULTS STATISTICS
RULECHECK Well.1 ..... TOTAL Result Count = 0
RULECHECK Well.2 ..... TOTAL Result Count = 0
RULECHECK Well.4 ..... TOTAL Result Count = 0
RULECHECK Poly.1 ..... TOTAL Result Count = 0
RULECHECK Poly.2 ..... TOTAL Result Count = 0
RULECHECK Poly.3 ..... TOTAL Result Count = 0
RULECHECK Poly.4 ..... TOTAL Result Count = 0
RULECHECK Poly.5 ..... TOTAL Result Count = 0
RULECHECK Poly.6 ..... TOTAL Result Count = 0
RULECHECK Active.1 .... TOTAL Result Count = 0
RULECHECK Active.2 .... TOTAL Result Count = 0
RULECHECK Active.3 .... TOTAL Result Count = 0
```

RULECHECK	Active.4	TOTAL	Result	Count	=	0
RULECHECK	<pre>Implant.1</pre>	TOTAL	Result	Count	=	0
RULECHECK	Implant.2	TOTAL	Result	Count	=	0
RULECHECK	Implant.3	TOTAL	Result	Count	=	0
RULECHECK	Implant.4	TOTAL	Result	Count	=	0
RULECHECK	Implant.6	TOTAL	Result	Count	=	0
RULECHECK	Contact.1	TOTAL	Result	Count	=	0
RULECHECK	Contact.2	TOTAL	Result	Count	=	0
RULECHECK	Contact.3	TOTAL	Result	Count	=	0
RULECHECK	Contact.4	TOTAL	Result	Count	=	0
RULECHECK	Contact.5	TOTAL	Result	Count	=	0
RULECHECK	Contact.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.1	TOTAL	Result	Count	=	0
RULECHECK	Metal1.2	TOTAL	Result	Count	=	0
RULECHECK	Metal1.3	TOTAL	Result	Count	=	0
RULECHECK	Metal1.4	TOTAL	Result	Count	=	0
RULECHECK	Via1.1	TOTAL	Result	Count	=	0
RULECHECK	Via1.2	TOTAL	Result	Count	=	0
RULECHECK	Via1.3	TOTAL	Result	Count	=	0
RULECHECK	Via1.4	TOTAL	Result	Count	=	0
RULECHECK	Metal2.1	TOTAL	Result	Count	=	0
RULECHECK	Metal2.2	TOTAL	Result	Count	=	0
RULECHECK	Metal2.3	TOTAL	Result	Count	=	0
RULECHECK	Metal2.4	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via2.3	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal3.1	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
	Metal3.3	TOTAL	Result	Count	=	0
	Metal3.4	TOTAL	Result	Count	=	0
RULECHECK	Via3.1	TOTAL	Result	Count	=	0
RULECHECK	Via3.2	TOTAL	Result	Count	=	0
RULECHECK	Via3.3	TOTAL	Result	Count	=	0
RULECHECK	Via3.4	TOTAL	Result	Count	=	0
	Metal4.1	TOTAL	Result	Count	=	0
	Metal4.2		Result			
	Metal4.3	TOTAL	Result	Count	=	0
	Via4.1	TOTAL	Result	Count	=	0
	Via4.2		Result			
	Via4.3		Result	Count	=	0
	Via4.4		Result			0
	Metal5.1					0
	Metal5.2					0
	Metal5.3					0
	Via5.1		Result			
RULECHECK	Via5.2	TOTAL	Result	Count	=	0

RULECHECK	Via5.3	TOTAL	Result	Count	=	0
RULECHECK	Via5.4	TOTAL	Result	Count	=	0
RULECHECK	Metal6.1	TOTAL	Result	Count	=	0
RULECHECK	Metal6.2	TOTAL	Result	Count	=	0
RULECHECK	Metal6.3	TOTAL	Result	Count	=	0
RULECHECK	Via6.1	TOTAL	Result	Count	=	0
RULECHECK	Via6.2	TOTAL	Result	Count	=	0
RULECHECK	Via6.3	TOTAL	Result	Count	=	0
RULECHECK	Via6.4	TOTAL	Result	Count	=	0
RULECHECK	Metal7.1	TOTAL	Result	Count	=	0
RULECHECK	Metal7.2	TOTAL	Result	Count	=	0
RULECHECK	Metal7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.1	TOTAL	Result	Count	=	0
RULECHECK	Via7.2	TOTAL	Result	Count	=	0
RULECHECK	Via7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.4	TOTAL	Result	Count	=	0
RULECHECK	Metal8.1	TOTAL	Result	Count	=	0
RULECHECK	Metal8.2	TOTAL	Result	Count	=	0
RULECHECK	Metal8.3	TOTAL	Result	Count	=	0
RULECHECK	Via8.1	TOTAL	Result	Count	=	0
RULECHECK	Via8.2	TOTAL	Result	Count	=	0
RULECHECK	Via8.3	TOTAL	Result	Count	=	0
RULECHECK	Via8.4	TOTAL	Result	Count	=	0
RULECHECK	Metal9.1	TOTAL	Result	Count	=	0
	Metal9.2	TOTAL	Result	Count	=	0
RULECHECK	Metal9.3	TOTAL	Result	Count	=	0
	Via9.1	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via9.3	TOTAL	Result	Count	=	0
RULECHECK	Via9.4	TOTAL	Result	Count	=	0
	Metal10.1	TOTAL	Result	Count	=	0
RULECHECK	Metal10.2	TOTAL	Result	Count	=	0
RULECHECK	Metal10.3	TOTAL	Result	Count	=	0
RULECHECK	Metal1.5	TOTAL	Result	Count	=	0
RULECHECK	Metal1.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.7	TOTAL	Result	Count	=	0
RULECHECK	Metal1.8	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal2.5		Result			0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			
RULECHECK	Metal3.9	TOTAL	Result	Count	=	0

RULECHECK	Metal4.5	TOTAL	Result	Count	=	0
RULECHECK	Metal4.6	TOTAL	Result	Count	=	0
RULECHECK	Metal4.7	TOTAL	Result	Count	=	0
RULECHECK	Metal4.8	TOTAL	Result	Count	=	0
RULECHECK	Metal5.5	TOTAL	Result	Count	=	0
RULECHECK	Metal5.6	TOTAL	Result	Count	=	0
RULECHECK	Metal5.7	TOTAL	Result	Count	=	0
RULECHECK	Metal5.8	TOTAL	Result	Count	=	0
RULECHECK	Metal6.5	TOTAL	Result	Count	=	0
RULECHECK	Metal6.6	TOTAL	Result	Count	=	0
RULECHECK	Metal6.7	TOTAL	Result	Count	=	0
RULECHECK	Metal6.8	TOTAL	Result	Count	=	0
RULECHECK	Metal7.5	TOTAL	Result	Count	=	0
RULECHECK	Metal7.6	TOTAL	Result	Count	=	0
RULECHECK	Metal7.7	TOTAL	Result	Count	=	0
RULECHECK	Metal8.5	TOTAL	Result	Count	=	0
RULECHECK	Metal8.6	TOTAL	Result	Count	=	0
RULECHECK	Metal8.7	TOTAL	Result	Count	=	0
RULECHECK	Metal9.5	TOTAL	Result	Count	=	0
RULECHECK	Metal9.6	TOTAL	Result	Count	=	0
RULECHECK	Metal10.5	TOTAL	Result	Count	=	0
RULECHECK	Metal10.6	TOTAL	Result	Count	=	0
RULECHECK	Grid.1	TOTAL	Result	Count	=	0
RULECHECK	Grid.2	TOTAL	Result	Count	=	0
RULECHECK	Grid.3	TOTAL	Result	Count	=	0
RULECHECK	Grid.4	TOTAL	Result	Count	=	0
RULECHECK	Grid.5	TOTAL	Result	Count	=	0
RULECHECK	Grid.6	TOTAL	Result	Count	=	0
RULECHECK	Grid.7	TOTAL	Result	Count	=	0
RULECHECK	Grid.8	TOTAL	Result	Count	=	0
RULECHECK	Grid.9	TOTAL	Result	Count	=	0
RULECHECK	Grid.10	TOTAL	Result	Count	=	0
RULECHECK	Grid.11	TOTAL	Result	Count	=	0
RULECHECK	Grid.12	TOTAL	Result	Count	=	0
RULECHECK	Grid.13	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Grid.15	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK	Grid.26	TOTAL	Result	Count	=	0

--- SUMMARY

\_\_\_

TOTAL CPU Time: 0
TOTAL REAL Time: 0
TOTAL Original Layer Geometries: 330
TOTAL DRC RuleChecks Executed: 156
TOTAL DRC Results Generated: 0

# LVS REPORT OF CUSTOM INVERTER FANOUT 4:

Extraction Errors and Warnings for cell "inverter\_fa4.calibre.db"

WARNING: Direct connection between different ports:

Port names: out2 out2

WARNING: Open circuit - Same name on different nets:

Name: "out2"

(1) at location (19.925,7.105) on layer 11 "metal1" on

net id 5

(2) at location (20.575,7.1) on layer 11 "metal1" on net

id 6

(3) at location (23.545,6.985) on layer 11 "metal1" on

net id 9

(4) at location (23.68,7.09) on layer 11 "metal1" on net

id 9

(5) at location (24.52,7.095) on layer 11 "metal1" on net

id 10

The name was assigned to net 5 .

WARNING: Unattached label:

Name "out2" at location (21.565,7.01) on layer 11

"metal1"

WARNING: Unattached label:

Name "out2" at location (22.42,7.005) on layer 11

"metal1"

WARNING: Unattached port pads; port ignored:

```
Port name: out2 on layer 11 "metal1" at location
(21.565, 7.01)
```

WARNING: Unattached port pads; port ignored:

Port name: out2 on layer 11 "metal1" at location

(22.42,7.005)

```
##
  CALIBRE SYSTEM
            ##
##
            ##
##
   LVS REPORT
            ##
```

```
inverter fa4.lvs.report
REPORT FILE NAME:
LAYOUT NAME:
                      inverter fa4.calibre.db
               /u/soma2/cadence/LVS-
SOURCE NAME:
files/inverter fa4.src.net ('inverter fa4')
```

/u/soma2/cadence/LVS-files/\_calibreLVS.rul\_ E: LVS Rule File for FreePDK45 RULE FILE:

RULE FILE TITLE:

LVS MODE: Mask

/u/soma2/cadence/LVS-files/\_calibreLVS.rul\_ Mon Mar 13 22:11:50 2017 RULE FILE NAME:

CREATION TIME: /u/soma2/cadence/LVS-files CURRENT DIRECTORY:


USER NAME: soma2

v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013 CALIBRE VERSION:

```
******************
********
```

OVERALL COMPARISON RESULTS \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*



13<sup>th</sup> March, 2017 Group 5

Warning: Am	biguity po	ints were fou	nd and resolved arbitrar:	ily.
			-	
NUMBERS OF OBJ	ECTS			
	Layout	Source	Component Type	
Nets:	10	10		
Instances:	7 7	7 7	mn (4 pins) mp (4 pins)	
Total Inst:	14	14		
******	*****	*****************	LVS PARAMETERS	
o LVS Setup:				
LVS COMPONE LVS COMPONE // LVS PIN LVS POWER N	NT SUBTYPE NAME PROPE	PROPERTY	element model "VDD"	
LVS GROUND LVS CELL SU LVS RECOGNI LVS IGNORE LVS CHECK F LVS IGNORE LVS BUILTIN LVS ALL CAP LVS DISCARD LVS SOFT SU	NAME PPLY ZE GATES PORTS CORT NAMES TRIVIAL NA DEVICE PI ACITOR PIN PINS BY D BSTRATE PI	N SWAP S SWAPPABLE EVICE	"VSS" "GROUND"  NO ALL YES NO NO YES NO	
LVS INJECT	LOGIC		YES	

YES

NO

13<sup>th</sup> March, 2017 Group 5

LVS EXPAND UNBALANCED CELLS

LVS FLATTEN INSIDE CELL

LVS EXPAND SEED PROMOTIONS	NO
LVS PRESERVE PARAMETERIZED CELLS	NO
LVS GLOBALS ARE PORTS	YES
LVS REVERSE WL	NO
LVS SPICE PREFER PINS	NO
LVS SPICE SLASH IS SPACE	YES
LVS SPICE ALLOW FLOATING PINS	YES
// LVS SPICE ALLOW INLINE PARAMETERS	
LVS SPICE ALLOW UNQUOTED STRINGS	NO
LVS SPICE CONDITIONAL LDD	NO
LVS SPICE CULL PRIMITIVE SUBCIRCUITS	NO
LVS SPICE IMPLIED MOS AREA	NO
// LVS SPICE MULTIPLIER NAME	
LVS SPICE OVERRIDE GLOBALS	NO
LVS SPICE REDEFINE PARAM	NO
LVS SPICE OVERRIDE GLOBALS LVS SPICE REDEFINE PARAM LVS SPICE REPLICATE DEVICES	NO
LVS SPICE SCALE X PARAMETERS LVS SPICE STRICT WL	NO
	NO
// LVS SPICE OPTION	
LVS STRICT SUBTYPES	NO
LVS EXACT SUBTIPES	NO
LAYOUT CASE	NO
SOURCE CASE	NO
LVS COMPARE CASE	NO
LVS DOWNCASE DEVICE	NO
	50
LVS PROPERTY RESOLUTION MAXIMUM	32
// LVS SIGNATURE MAXIMUM	
// LVS FILTER UNUSED OPTION	
// LVS REPORT OPTION	
LVS REPORT UNITS	YES
// LVS NON USER NAME PORT	
// LVS NON USER NAME NET	
// LVS NON USER NAME INSTANCE	
// Reduction	
LVS REDUCE SERIES MOS	YES
LVS REDUCE PARALLEL MOS	YES
LVS REDUCE SEMI SERIES MOS	YES
LVS REDUCE SPLIT GATES	YES
LVS REDUCE PARALLEL BIPOLAR	YES
LVS REDUCE SERIES CAPACITORS	YES
LVS REDUCE PARALLEL CAPACITORS	YES
LVS REDUCE SERIES RESISTORS	YES
LVS REDUCE PARALLEL RESISTORS	YES
LVS REDUCE PARALLEL DIODES	YES
LVS REDUCTION PRIORITY	PARALLEL
oun 5	13 <sup>th</sup> March

```
LVS SHORT EQUIVALENT NODES
```

NO

```
// Trace Property
```

```
TRACE PROPERTY mn(nmos vtl) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos_vtl) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtl) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtl) w w 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos vth) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mn (nmos vth) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vth) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vth) w w 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos vtg) l l 4e-09 ABSOLUTE
TRACE PROPERTY mn (nmos vtg) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtg) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtg) w w 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos thkox) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos thkox) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos thkox) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp(pmos_thkox) w w 4e-09 ABSOLUTE
```

\*

\*\*\*\*\*\*\*\*

INFORMATION AND WARNINGS

Compositor	Matched	Matched	Unmatched	Unmatched	
Component	Layout	Source Layout		Source Type	
Nets:	10	10	0	0	
<pre>Instances: mn(NMOS VTL)</pre>	7	7	0	0	
(1.1100112)	7	7	0	0	
mp(PMOS_VTL)					
Total Inst:	14	14	0	0	

#### o Statistics:

Group 5

13<sup>th</sup> March, 2017

o Isolated Layout	Ports:	
(Layout por	rts which are not connected to any net).	
out2 out2		
o Layout Names Th	nat Are Missing In The Source:	
Nets:	out2	
o Initial Corresp	pondence Points:	
Nets:	gnd!	
o Ambiguity Resol	lution Points:	
indistinguishable The listed Resolution featur	d objects were matched arbitrarily by the Ambig re of LVS. matching may be prevented by assigning names t	_
Layout 		Source
	Nets	
10 (24.345, 9 (23.485, 6 8 (22.315, 6	6.610)	net05 net06 net07
*****	**********	*****
*****	*****	
*****	SUMMARY *******************	****
*****	******	
Total CPU Time:	0 sec	
Group 5	13 <sup>th</sup> March, 2017	

3 nets were matched arbitrarily.

Total Elapsed Time: 0 sec

# **DRC REPORT OF CUSTOM INVERTER WITH 8 FANOUTS:**

```
______
=== CALIBRE::DRC-F SUMMARY REPORT
Execution Date/Time: Mon Mar 13 05:11:09 2017
Calibre Version:
Rule File Pathname:
                      v2013.2_35.25 Wed Jul 3 15:43:57 PDT 2013 /u/soma2/cadence/DRC-files/_calibreDRC.rul_
Rule File Title:
Layout System:
                         GDS
Layout Path(s):
                         inverter fa8.calibre.db
Layout Primary Cell: inverter_fa8
Current Directory: /u/soma2/cadence/DRC-files
User Name:
                          soma2
Maximum Results/RuleCheck: 1000
Maximum Result Vertices: 4096
DRC Results Database: inverter_fa8.drc.results (ASCII) Layout Depth: ALL
Text Depth:
                          PRIMARY
                       inverter_fa8.drc.summary (REPLACE)
ACUTE = NO    SKEW = NO    ANGLED = NO    OFFGRID =
Summary Report File:
Geometry Flagging:
NO
                          NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO
Excluded Cells:
                      COMMENT TEXT + RULE FILE INFORMATION
CheckText Mapping:
Layers:
                         MEMORY-BASED
Keep Empty Checks:
                          YES
______
--- RUNTIME WARNINGS
--- ORIGINAL LAYER STATISTICS
LAYER pwell ..... TOTAL Original Geometry Count = 13
LAYER nwell ..... TOTAL Original Geometry Count = 13
LAYER active ..... TOTAL Original Geometry Count = 156
LAYER poly ..... TOTAL Original Geometry Count = 98
                                           13<sup>th</sup> March, 2017
Group 5
```

```
LAYER pimplant ... TOTAL Original Geometry Count = 12
LAYER nimplant ... TOTAL Original Geometry Count = 12
LAYER vth ...... TOTAL Original Geometry Count = 0
LAYER vtg ..... TOTAL Original Geometry Count = 0
LAYER metall .... TOTAL Original Geometry Count = 120
LAYER metal2 .... TOTAL Original Geometry Count = 9
LAYER metal3 .... TOTAL Original Geometry Count = 0
LAYER metal4 .... TOTAL Original Geometry Count = 0
LAYER metal5 .... TOTAL Original Geometry Count = 0
LAYER metal6 .... TOTAL Original Geometry Count = 0
LAYER metal7 .... TOTAL Original Geometry Count = 0
LAYER metal8 .... TOTAL Original Geometry Count = 0
LAYER metal9 .... TOTAL Original Geometry Count = 0
LAYER metal10 .... TOTAL Original Geometry Count = 0
LAYER contact .... TOTAL Original Geometry Count = 56
LAYER via1 ..... TOTAL Original Geometry Count = 7
LAYER via2 ..... TOTAL Original Geometry Count = 0
LAYER via3 ..... TOTAL Original Geometry Count = 0
LAYER via4 ..... TOTAL Original Geometry Count = 0
LAYER via5 ..... TOTAL Original Geometry Count = 0
LAYER via6 ..... TOTAL Original Geometry Count = 0
LAYER via7 ..... TOTAL Original Geometry Count = 0
LAYER via8 ..... TOTAL Original Geometry Count = 0
LAYER via9 ..... TOTAL Original Geometry Count = 0
______
--- RULECHECK RESULTS STATISTICS
RULECHECK Well.1 ..... TOTAL Result Count = 0
RULECHECK Well.2 ..... TOTAL Result Count = 0
RULECHECK Well.4 ..... TOTAL Result Count = 0
RULECHECK Poly.1 ..... TOTAL Result Count = 0
RULECHECK Poly.2 ..... TOTAL Result Count = 0
RULECHECK Poly.3 ..... TOTAL Result Count = 0
RULECHECK Poly.4 ..... TOTAL Result Count = 0
RULECHECK Poly.5 ..... TOTAL Result Count = 0
RULECHECK Poly.6 ..... TOTAL Result Count = 0
RULECHECK Active.1 .... TOTAL Result Count = 0
RULECHECK Active.2 .... TOTAL Result Count = 0
RULECHECK Active.3 .... TOTAL Result Count = 0
RULECHECK Active.4 .... TOTAL Result Count = 0
RULECHECK Implant.1 ... TOTAL Result Count = 0
RULECHECK Implant.2 ... TOTAL Result Count = 0
RULECHECK Implant.3 ... TOTAL Result Count = 0
RULECHECK Implant.4 ... TOTAL Result Count = 0
RULECHECK Implant.6 ... TOTAL Result Count = 0
RULECHECK Contact.1 ... TOTAL Result Count = 0
RULECHECK Contact.2 ... TOTAL Result Count = 0
```

RULECHECK	Contact.3	TOTAL	Result	Count	=	0
RULECHECK	Contact.4	TOTAL	Result	Count	=	0
RULECHECK	Contact.5	TOTAL	Result	Count	=	0
RULECHECK	Contact.6	TOTAL	Result	Count	=	0
RULECHECK	Metal1.1	TOTAL	Result	Count	=	0
RULECHECK	Metal1.2	TOTAL	Result	Count	=	0
RULECHECK	Metal1.3	TOTAL	Result	Count	=	0
RULECHECK	Metal1.4	TOTAL	Result	Count	=	0
RULECHECK	Via1.1	TOTAL	Result	Count	=	0
RULECHECK	Via1.2	TOTAL	Result	Count	=	0
RULECHECK	Via1.3	TOTAL	Result	Count	=	0
RULECHECK	Via1.4	TOTAL	Result	Count	=	0
RULECHECK	Metal2.1	TOTAL	Result	Count	=	0
RULECHECK	Metal2.2	TOTAL	Result	Count	=	0
RULECHECK	Metal2.3	TOTAL	Result	Count	=	0
RULECHECK	Metal2.4	TOTAL	Result	Count	=	0
RULECHECK	Via2.1	TOTAL	Result	Count	=	0
RULECHECK	Via2.2	TOTAL	Result	Count	=	0
RULECHECK	Via2.3	TOTAL	Result	Count	=	0
RULECHECK	Via2.4	TOTAL	Result	Count	=	0
RULECHECK	Metal3.1	TOTAL	Result	Count	=	0
RULECHECK	Metal3.2	TOTAL	Result	Count	=	0
RULECHECK	Metal3.3	TOTAL	Result	Count	=	0
RULECHECK	Metal3.4	TOTAL	Result	Count	=	0
RULECHECK	Via3.1	TOTAL	Result	Count	=	0
RULECHECK	Via3.2	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via3.4	TOTAL	Result	Count	=	0
RULECHECK	Metal4.1	TOTAL	Result	Count	=	0
RULECHECK	Metal4.2	TOTAL	Result	Count	=	0
RULECHECK	Metal4.3	TOTAL	Result	Count	=	0
RULECHECK	Via4.1	TOTAL	Result	Count	=	0
RULECHECK	Via4.2	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via4.4	TOTAL	Result	Count	=	0
RULECHECK	Metal5.1	TOTAL	Result	Count	=	0
	Metal5.2	TOTAL	Result	Count	=	0
	Metal5.3		Result			-
	Via5.1	TOTAL	Result	Count	=	0
	Via5.2	TOTAL	Result	Count	=	0
	Via5.3		Result			
	Via5.4		Result			0
	Metal6.1		Result	Count	=	0
	Metal6.2		Result			0
	Metal6.3		Result			0
	Via6.1		Result			0
	Via6.2		Result			
RULECHECK	Via6.3	TOTAL	Result	Count	=	0

RULECHECK	Via6.4	TOTAL	Result	Count	=	0
RULECHECK	Metal7.1	TOTAL	Result	Count	=	0
RULECHECK	Metal7.2	TOTAL	Result	Count	=	0
RULECHECK	Metal7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.1	TOTAL	Result	Count	=	0
RULECHECK	Via7.2	TOTAL	Result	Count	=	0
RULECHECK	Via7.3	TOTAL	Result	Count	=	0
RULECHECK	Via7.4	TOTAL	Result	Count	=	0
RULECHECK	Metal8.1	TOTAL	Result	Count	=	0
RULECHECK	Metal8.2	TOTAL	Result	Count	=	0
RULECHECK	Metal8.3	TOTAL	Result	Count	=	0
RULECHECK	Via8.1	TOTAL	Result	Count	=	0
RULECHECK	Via8.2	TOTAL	Result	Count	=	0
RULECHECK	Via8.3	TOTAL	Result	Count	=	0
RULECHECK	Via8.4	TOTAL	Result	Count	=	0
RULECHECK	Metal9.1	TOTAL	Result	Count	=	0
RULECHECK	Metal9.2	TOTAL	Result	Count	=	0
RULECHECK	Metal9.3	TOTAL	Result	Count	=	0
RULECHECK	Via9.1	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Via9.4	TOTAL	Result	Count	=	0
RULECHECK	Metal10.1	TOTAL	Result	Count	=	0
RULECHECK	Metal10.2	TOTAL	Result	Count	=	0
	Metal10.3	TOTAL	Result	Count	=	0
	Metal1.5		Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal2.5	TOTAL	Result	Count	=	0
	Metal2.6	TOTAL	Result	Count	=	0
RULECHECK	Metal2.7	TOTAL	Result	Count	=	0
RULECHECK	Metal2.8	TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK		TOTAL	Result	Count	=	0
RULECHECK	Metal3.6		Result			0
RULECHECK			Result			0
RULECHECK			Result			
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			0
RULECHECK			Result			
RULECHECK	Metal5.8	TOTAL	Result	Count	=	0

```
RULECHECK Metal6.5 .... TOTAL Result Count = 0
RULECHECK Metal6.6 .... TOTAL Result Count = 0
RULECHECK Metal6.7 .... TOTAL Result Count = 0
RULECHECK Metal6.8 .... TOTAL Result Count = 0
RULECHECK Metal7.5 .... TOTAL Result Count = 0
RULECHECK Metal7.6 .... TOTAL Result Count = 0
RULECHECK Metal7.7 .... TOTAL Result Count = 0
RULECHECK Metal8.5 .... TOTAL Result Count = 0
RULECHECK Metal8.6 .... TOTAL Result Count = 0
RULECHECK Metal8.7 .... TOTAL Result Count = 0
RULECHECK Metal9.5 .... TOTAL Result Count = 0
RULECHECK Metal9.6 .... TOTAL Result Count = 0
RULECHECK Metal10.5 ... TOTAL Result Count = 0
RULECHECK Metal10.6 ... TOTAL Result Count = 0
RULECHECK Grid.1 ..... TOTAL Result Count = 0
RULECHECK Grid.2 ..... TOTAL Result Count = 0
RULECHECK Grid.3 ..... TOTAL Result Count = 0
RULECHECK Grid.4 ..... TOTAL Result Count = 0
RULECHECK Grid.5 ..... TOTAL Result Count = 0
RULECHECK Grid.6 ..... TOTAL Result Count = 0
RULECHECK Grid.7 ..... TOTAL Result Count = 0
RULECHECK Grid.8 ..... TOTAL Result Count = 0
RULECHECK Grid.9 ..... TOTAL Result Count = 0
RULECHECK Grid.10 .... TOTAL Result Count = 0
RULECHECK Grid.11 .... TOTAL Result Count = 0
RULECHECK Grid.12 ..... TOTAL Result Count = 0
RULECHECK Grid.13 .... TOTAL Result Count = 0
RULECHECK Grid.14 .... TOTAL Result Count = 0
RULECHECK Grid.15 ..... TOTAL Result Count = 0
RULECHECK Grid.16 ..... TOTAL Result Count = 0
RULECHECK Grid.17 .... TOTAL Result Count = 0
RULECHECK Grid.18 ..... TOTAL Result Count = 0
RULECHECK Grid.19 .... TOTAL Result Count = 0
RULECHECK Grid.20 ..... TOTAL Result Count = 0
RULECHECK Grid.21 .... TOTAL Result Count = 0
RULECHECK Grid.22 ..... TOTAL Result Count = 0
RULECHECK Grid.23 ..... TOTAL Result Count = 0
RULECHECK Grid.24 ..... TOTAL Result Count = 0
RULECHECK Grid.25 .... TOTAL Result Count = 0
RULECHECK Grid.26 ..... TOTAL Result Count = 0
--- SUMMARY
TOTAL CPU Time:
                                 0
TOTAL REAL Time:
TOTAL Original Layer Geometries: 496
TOTAL DRC RuleChecks Executed: 156
```

# LVS REPORT OF CUSTOM INVERTER WITH 8 FANOUTS:

Extraction Errors and Warnings for cell "inverter fa8.calibre.db"

```
WARNING: Open circuit - Same name on different nets:
         Name: "out2"
         (1) at location (19.93,7.1) on layer 11 "metall" on net
id 5
         (2) at location (20.54,7.11) on layer 11 "metal1" on net
id 6
         (3) at location (21.65,7.1) on layer 11 "metal1" on net
id 7
         (4) at location (22.49,7.095) on layer 11 "metall" on net
id 8
         (5) at location (24.205,7.1) on layer 11 "metal1" on net
id 10
         (6) at location (25.045,7.095) on layer 11 "metall" on
net id 11
         (7) at location (26.045,7.095) on layer 11 "metal1" on
net id 12
         (8) at location (27.16,7.095) on layer 11 "metal1" on net
id 13
         (9) at location (27.97,7.095) on layer 11 "metall" on net
id 14
         The name was assigned to net 5 .
```

```
##
##
   CALIBRE SYSTEM
               ##
##
               ##
```

13<sup>th</sup> March, 2017 Group 5



REPORT FILE NAME: inverter\_fa8.lvs.report inverter fa8.calibre.db LAYOUT NAME: SOURCE NAME: /u/soma2/cadence/LVS-

files/inverter fa8.src.net ('inverter fa8')

RULE FILE: /u/soma2/cadence/LVS-files/\_calibreLVS.rul\_
RULE FILE TITLE: LVS Rule File for FreePDK45

LVS MODE: Mask

RULE FILE NAME: /u/soma2/cadence/LVS-files/\_calibreLVS.rul\_
CREATION TIME: Mon Mar 13 22:15:57 2017

CURRENT DIRECTORY: /u/soma2/cadence/LVS-files

soma2 USER NAME:

CALIBRE VERSION: v2013.2 35.25 Wed Jul 3 15:43:57 PDT 2013

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*

OVERALL COMPARISON RESULTS

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*

################### CORRECT ##################

Warning: Ambiguity points were found and resolved arbitrarily.

# NUMBERS OF OBJECTS

	Layout	Source	Component Type
Nets:	14	14	
Instances:	11 11	11 11	mn (4 pins) mp (4 pins)

13<sup>th</sup> March, 2017 Group 5

Total Inst: 22 22

LVS PARAMETERS

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

# o LVS Setup:

LVS	COMPONENT TYPE PROPERTY	elemer	nt
LVS	COMPONENT SUBTYPE PROPERTY	model	
// I	VS PIN NAME PROPERTY POWER NAME GROUND NAME CELL SUPPLY RECOGNIZE GATES IGNORE PORTS CHECK PORT NAMES		
LVS	POWER NAME	"VDD"	
LVS	GROUND NAME	"VSS"	"GROUND"
LVS	CELL SUPPLY	NO	
LVS	RECOGNIZE GATES	ALL	
LVS	IGNORE PORTS	YES	
LVS	CHECK PORT NAMES	NO	
LVS	IGNORE TRIVIAL NAMED PORTS	NO	
LVS		YES	
LVS	ALL CAPACITOR PINS SWAPPABLE	NO	
LVS	DISCARD PINS BY DEVICE	NO	
LVS	SOFT SUBSTRATE PINS	NO	
LVS	INJECT LOGIC	YES	
LVS	EXPAND UNBALANCED CELLS FLATTEN INSIDE CELL EXPAND SEED PROMOTIONS	YES	
LVS	FLATTEN INSIDE CELL	NO	
LVS	EXPAND SEED PROMOTIONS	NO	
LVS	PRESERVE PARAMETERIZED CELLS	NO	
LVS	GLOBALS ARE PORTS	YES	
LVS	REVERSE WL	NO	
LVS	SPICE PREFER PINS SPICE SLASH IS SPACE	NO	
		YES	
	SPICE ALLOW FLOATING PINS	YES	
	LVS SPICE ALLOW INLINE PARAMETERS		
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	NO	
	SPICE CONDITIONAL LDD	NO	
	SPICE CULL PRIMITIVE SUBCIRCUITS	NO	
	SPICE IMPLIED MOS AREA	NO	
// I	LVS SPICE MULTIPLIER NAME		
LVS	SPICE OVERRIDE GLOBALS SPICE REDEFINE PARAM	NO	
LVS	SPICE REDEFINE PARAM	NO	
LVS	SPICE REPLICATE DEVICES	NO	
LVS	SPICE SCALE X PARAMETERS	NO	

```
LVS SPICE STRICT WL
                                              NO
// LVS SPICE OPTION
LVS STRICT SUBTYPES
                                              NO
LVS EXACT SUBTYPES
                                              NO
LAYOUT CASE
                                              NO
SOURCE CASE
                                              NO
LVS COMPARE CASE
                                              NO
LVS DOWNCASE DEVICE
                                             NO
LVS REPORT MAXIMUM
                                              50
LVS PROPERTY RESOLUTION MAXIMUM 32
// LVS SIGNATURE MAXIMUM
// LVS FILTER UNUSED OPTION
// LVS REPORT OPTION
LVS REPORT UNITS
                                             YES
// LVS NON USER NAME PORT
// LVS NON USER NAME NET
// LVS NON USER NAME INSTANCE
// Reduction
LVS REDUCE SERIES MOS
LVS REDUCE PARALLEL MOS
LVS REDUCE SEMI SERIES MOS
LVS REDUCE SPLIT GATES
                                            YES
                                            YES
LVS REDUCE SEMI SERIES MOS

LVS REDUCE SPLIT GATES

LVS REDUCE PARALLEL BIPOLAR

LVS REDUCE SERIES CAPACITORS

LVS REDUCE PARALLEL CAPACITORS

LVS REDUCE PARALLEL CAPACITORS

LVS REDUCE SERIES DESIGNORS

VES
LVS REDUCE SERIES RESISTORS
                                            YES
LVS REDUCE PARALLEL RESISTORS
LVS REDUCE PARALLEL DIODES
                                           YES
YES
LVS REDUCTION PRIORITY
                                            PARALLEL
LVS SHORT EQUIVALENT NODES
                                             NO
// Trace Property
TRACE PROPERTY mn(nmos vtl) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos vtl) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtl) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos_vtl) w w 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos vth) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos vth) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos_vth) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vth) w w 4e-09 ABSOLUTE
TRACE PROPERTY mn(nmos vtg) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mn (nmos vtg) w w 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtg) 1 1 4e-09 ABSOLUTE
TRACE PROPERTY mp (pmos vtg) w w 4e-09 ABSOLUTE
```

TRACE	PROPERTY	mn(nmos	thkox)	1	1	4e-09	ABSOLUTE
TRACE	PROPERTY	mn(nmos	thkox)	W	W	4e-09	ABSOLUTE
TRACE	PROPERTY	mp(pmos	thkox)	1	1	4e-09	ABSOLUTE
TRACE	PROPERTY	mp(pmos	thkox)	W	W	4e-09	ABSOLUTE

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*

INFORMATION AND WARNINGS

\*\*\*\*\*\*\*\*

0	Matched	Matched	Unmatched	Unmatched		
Component	Layout	Source	Layout	Source	Type	
Nets:	14	14	0	0		
<pre>Instances: mn(NMOS VTL)</pre>	11	11	0	0		
mp (PMOS VTL)	11	11	0	0		
Total Inst:	22	22	0	0		

# o Statistics:

7 nets were matched arbitrarily.

o Layout Names That Are Missing In The Source:

Nets: out2 Y

o Initial Correspondence Points:

Nets: in vdd!

o Ambiguity Resolution Points:

(Each one of the following objects belongs to a group of indistinguishable objects.

The listed objects were matched arbitrarily by the Ambiguity Resolution feature of LVS.

Arbitrary matching may be prevented by assigning names to these objects or to adjacent nets).

Layout	Source
Nets	
<del></del>	
14(27.795,6.610)	net13
13 (26.985, 6.610)	net12
12 (25.870, 6.610)	net11
11 (24.870, 6.610)	net10
10 (24.010, 6.610)	net9
9(23.360,6.610)	net8
8 (22.315, 6.610)	net7

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*

SUMMARY

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*

Total CPU Time: 0 sec Total Elapsed Time: 0 sec