



GEBZE TECHNICAL UNIVERSITY

Computer Engineering Department

CSE 331/501 FINAL PROJECT – MiniMIPS Design

ERSİN ALÇIN

1801042692

Control unit:

This module takes the opcode and function code as input. According to these inputs, it generates the control signal required for the instruction to work correctly.

```
module control_unit
3(
    input [3:0] opcode,
    input [2:0] func,
    output reg branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, RegDest, bneq,
    output reg [3:0] ALUOp
)
3 always @ (*) begin
    // R-type
3     if (opcode == 4'b0000) begin
        branch = 1'b0;
        MemRead = 1'b0;
        MemtoReg = 1'b0;
        MemWrite = 1'b0;
        ALUSrc = 1'b0;
        RegWrite = 1'b1;
        RegDest = 1'b1;
        bneq = 1'b0;
        if (func == 3'b000)
            ALUOp = 4'b1001;
        // and
        else if (func == 3'b001)
            ALUOp = 4'b1010;
        // add
        else if (func == 3'b010)
            ALUOp = 4'b1011;
        // sub
        else if (func == 3'b011)
            ALUOp = 4'b1100;
        // xor
        else if (func == 3'b100)
            ALUOp = 4'b1101;
        // nor
        else if (func == 3'b101)
            ALUOp = 4'b1110;
        // or
        end
    // I-Type Instructions
    // addi
    else if (opcode == 4'b0001) begin
```

```
module mips_instructions (instruction, program_counter);
input [15:0] program_counter;
output [15:0] instruction;

reg [15:0] instr_mem [255:0];

initial begin
    $readmemb("instruction.mem", instr_mem);
end

assign instruction = instr_mem[program_counter];

endmodule
```

Mips instructions:

In this module, the instructions in the instruction.mem file are read into the instr_mem two-dimensional array. The instruction value in the program_counter value that comes as input to this module is given to the output of this module.

Sign extender 6 to 32:

This module is used to extend the 16-bit immediate part of the instruction to 32 bits. I also wrote the testbench code of this module

```
module sign_extender_6_to_32
3(
    input [5:0] in,
    output reg [31:0] out
)
3 always @ (*) begin
    out[15:0] = in[5:0];
    if (in[5] == 1'b1)
        out[31:6] = 26'b11111111111111111111111111111111;
    else
        out[31:6] = 26'b00000000000000000000000000000000;
    end
endmodule

module sign_extender_testbench();

    reg [5:0] inp;
    wire [31:0] outp;

    sign_extender_6_to_32 signextend(inp,outp);

    initial begin
        inp = 6'b100101; #10;
        inp = 6'b100111;
        end

    initial begin
        $monitor("time = %2d\ninput = %6b\noutput = %32b\n\n", $time, inp, outp);
    end
end
```

```

module mips_registers
(
    output reg [31:0] read_data_1, read_data_2,
    input [31:0] write_data,
    input [2:0] read_reg_1, read_reg_2, write_reg,
    input signal_reg_write, jal, clk,
    input [15:0] pc
);
    reg [31:0] registers [31:0];

    initial begin
        $readmemb("registers.mem", registers);
    end

    always @ (read_reg_1 or read_reg_2 or registers) begin
        read_data_1 <= registers[read_reg_1];
        read_data_2 <= registers[read_reg_2];
    end

    always @(posedge clk ) begin
        if (signal_reg_write) begin
            registers[write_reg] <= write_data;
        end

        if (jal) begin
            registers[31] = pc + 2;
        end
    end
endmodule

```

Mips registers:

In this module, 32 bits of 32 data registers in registers.mem file are read into a two-dimensional array. The contents of registers rs and rt are read.

Mux 2 1 16bit:

This module is used in two places. The ALUSrc signal comes as an input to select the input of the ALU module. If ALUSrc is 1, the sign extended immediate value is given to the output of this module. If it is 0, the content of the rt value is given to the output of this module. This module is also used to select the data to be written to the register. If the MemToReg signal is 1, the value read from the memory is given to the output of this module. If it is 0, the output of the ALU is given to the output of this module.

ALU:

This module is the module used to perform arithmetic operations. According to the ALUOp control that comes as an input to this module, the operation to be done is selected and the result of that operation is given to the output of this module. Also in this module, the zero and overflow bits are given to the output of this module. The zero bit is used to make the branch decision.

```
module alu(a, b, alu_control, result, r0, r1, r2, r3, r4, r5, zero);
    input [15:0] a;
    input [15:0] b;
    input [3:0] alu_control;
    output reg [15:0] result;
    output zero;
    output [15:0] r0, r1, r2, r3, r4, r5;
    wire V1, V2;

    and_16bit and16(r0, a, b);
    adder_16bit add16(a, b, r1, 1'b0, V1);
    adder_16bit sub16(a, b, r2, 1'b1, V2);
    xor_16bit xor16(r3, a, b);
    nor_16bit nor16(r4, a, b);
    or_16bit or16(r5, a, b);

    always @(*)
    begin
        case(alu_control)
            4'b1001: result = r0; // and
            4'b1010: result = r1; // add
            4'b1011: result = r2; // sub
            4'b1100: result = r3; // xor
            4'b1101: result = r4; // nor
            4'b1110: result = r5; // or
        endcase
    end
    assign zero = (result == 16'd0) ? 1'b1 : 1'b0;
endmodule
```

Mips_data:

In this module, firstly, 32bit data read from the data.mem file is read into the data_mem two-dimensional array. If the sig_mem_read signal is 1, the reading is made from the address indicated by the mem_address value. At the end of the cycle, if the sig_mem_write signal is 1, the memory is written.

```
module mips_data (read_data, mem_address, write_data, sig_mem_read, sig_mem_write);
    output [31:0] read_data;
    input [31:0] mem_address;
    input [31:0] write_data;
    input sig_mem_read;
    input sig_mem_write;

    reg [31:0] data_mem [255:0];
    reg [31:0] read_data;

    initial begin
        $readmemb("data.txt", data_mem);
    end

    always @(mem_address or write_data or sig_mem_read or sig_mem_write) begin
        if (sig_mem_read) begin
            read_data <= data_mem[mem_address >> 2];
        end

        if (sig_mem_write) begin
            data_mem[mem_address >> 2] <= write_data[31:0];
            $writememb("res_data.mem", data_mem);
        end
    end
endmodule
```

MiniMIPS:

This module is top-level module. In this module, all modules are connected to each other. At the end of the cycle, the appropriate value is written to the program counter.

```
module MiniMIPS(clock);
input clock;

wire [15:0] instruction;
wire [31:0] write_data, read_data_1, read_data_2, writeToReg;
wire [31:0] read_data_from_memory;
wire [2:0] write_reg, read_reg_1, read_reg_2, shamt;
wire [2:0] destReg;
wire [2:0] func;
wire [8:0] immed;
wire branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, RegDest, bneq;
wire [3:0] opcode;
wire [3:0] ALUOp;
wire [15:0] ALUInput, ALUResult;
wire [31:0] extendValue;
wire zero;
wire overflow = 1'b0;

assign opcode = instruction[15:12];
assign read_reg_1 = instruction[11:9]; // rs
assign read_reg_2 = instruction[8:6]; //rt
assign write_reg = instruction[5:3]; //rd
assign func = instruction[2:0];
assign immed = instruction[8:0];

reg[15:0] PC = 16'b0;

// specify the control signal in control_unit module
control_unit controlunit(opcode, func, branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, RegDest, bneq, ALUOp);

// instruction fetch
mips_instructions instructionmem(instruction, PC);
```

```
module MiniMIPS_testbench ();
reg clock;
wire result;

MiniMIPS test(clock);

initial clock = 0;

always
    #50 clock=~clock;

initial begin
    #3200 $finish;
end

always @ (*) begin
    $writememb("res_registers.mem", test.registers.registers);
end

endmodule
```

RESULTS

In this project, there is a testbench to test the ball module. In this testbench, the clock is reset from 0. The clock is changed every 100 nanoseconds. Every time the clock is one, it is the end of the cycle.

ALU TESTBENCH

```
# alu_control = 000
# ndata1 = 10000000000101110
# data2 = 10000000000000110
# result = xxxxxxxxxxxxxxxxx
# zero = x
#
#
# time = 20
# alu_control = 001
# ndata1 = 10000000000101110
# data2 = 10000000000000110
# result = xxxxxxxxxxxxxxxxx
# zero = x
# |
#
# time = 40
# alu_control = 010
# ndata1 = 10000000000101110
# data2 = 10000000000000110
# result = xxxxxxxxxxxxxxxxx
# zero = x
#
#
# time = 60
# alu_control = 011
# ndata1 = 10000000000101110
# data2 = 10000000000000110
# result = xxxxxxxxxxxxxxxxx
# zero = x
#
#
# time = 80
# alu_control = 100
# ndata1 = 10000000000101110
# data2 = 10000000000000110
# result = xxxxxxxxxxxxxxxxx
# zero = x
#
#
VSIM 10> run
# time = 100
# alu_control = 101
# ndata1 = 10000000000101110
# data2 = 10000000000000110
# result = xxxxxxxxxxxxxxxxx
# zero = x
#
#
```


[illegible][illegible]

REGISTER AND DATA OUPUT .MEM

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/MiniMIPS_testbench/test/registers/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 00000000000000000000000000000000
5 00000000000000000000000000000001
6 00000000000000000000000000000010
7 00000000000000000000000000000011
8 00000000000000000000000000000100
9 00000000000000000000000000000101
10 00000000000000000000000000000110
11 00000000000000000000000000000111
12 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
16 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
17 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
18 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
19 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
20 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
21 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
22 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
23 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
24 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
25 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
26 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
27 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
28 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
29 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
30 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
31 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
32 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
33 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
34 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
35 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
36
```

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/datamem_testbench/test/data_mem
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 00000000000000000000000000000000
5 00000000000000000000000000000001
6 00000000000000000000000000000010
7 00000000000000000000000000000011
8 00000000000000000000000000000100
9 11111011111111111111111111111111
10 00000000000000000000000000000110
11 00000000000000000000000000000111
12 00000000000000000000000000000100
13 000000000000000000000000000001001
14 000000000000000000000000000001010
15 000000000000000000000000000001011
16 000000000000000000000000000001100
17 000000000000000000000000000001101
18 000000000000000000000000000001110
19 000000000000000000000000000001111
20 000000000000000000000000000001000
21 0000000000000000000000000000010001
22 0000000000000000000000000000010010
23 0000000000000000000000000000010011
24 0000000000000000000000000000010100
25 0000000000000000000000000000010101
26 0000000000000000000000000000010110
27 0000000000000000000000000000010111
28 0000000000000000000000000000011000
29 0000000000000000000000000000011001
30 0000000000000000000000000000011010
31 0000000000000000000000000000011011
32 0000000000000000000000000000011100
33 0000000000000000000000000000011101
34 0000000000000000000000000000011110
35 0000000000000000000000000000011111
36 0000000000000000000000000000000000
37 0000000000000000000000000000000001
38 0000000000000000000000000000000010
39 0000000000000000000000000000000011
40 0000000000000000000000000000000010
```