

GEBZE TECHNICAL UNIVERSITY

Computer Engineering Department

CSE 331/501 FINAL PROJECT – MiniMIPS Design

ERSIN ALÇIN

1801042692

Control_unit:

This module takes the opcode and function code as input. According to these inputs, it generates the control signal required for the instruction to work correctly.

Mips instructions:

In this module, the instructions in the instruction.mem file are read into the instr_mem two-dimensional array. The instruction value in the program_counter value that comes as input to this module is given to the output of this module.

Sign extender 6 to 32:

This module is used to extend the 16-bit immediate part of the instruction to 32 bits. I also wrote the testbench code of this modüle

Mips_registers:

In this module, 32 bits of 32 data registers in registers.mem file are read into a two-dimensional array. The contents of registers rs and rt are read.

Mux 2 1 16bit:

This module is used in two places. The ALUSrc signal comes as an input to select the input of the ALU module. If ALUSrc is 1, the sign extended immediate value is given to the output of this module. If it is 0, the content of the rt value is given to the output of this module. This module is also used to select the data to be written to the register. If the MemToReg signal is 1, the value read from the memory is given to the output of this module. If it is 0, the output of the ALU is given to the output of this module.

ALU:

This module is the module used to perform arithmetic operations. According to the ALUOp control that comes as an input to this module, the operation to be done is selected and the result of that operation is given to the output of this module. Also in this module, the zero and overflow bits are given to the output of this module. The zero bit is used to make the branch decision.

```
module alu(a, b , alu_control , result, r0,r1,r2,r3,r4,r5,zero);
       input
                        [15:0]
                                     a:
        input
                         [15:0]
                                    b;
                                    alu_control;
        input
                        [3:0]
                   reg
                            [15:0]
        output
        output zero ;
        output [15:0] r0,r1,r2,r3,r4,r5;
       wire V1, V2;
 and 16bit and16(r0.a.b):
 adder_16bit addl6(a,b,r1,1'b0,V1);
adder_16bit sub16(a,b,r2,1'b1,V2);
 xor_16bit xor16(r3,a,b);
 nor l6bit norl6(r4,a,b);
 or_16bit or16(r5,a,b);
  always @(*)
] begin
        case(alu_control)
        4'b1001: result = r0; // and
4'b1010: result = r1; // add
        4'b1011: result = r2; // sub
        4'b1100: result = r3; // xor
        4'bl101: result = r4; // nor
        4'bl110: result = r5; // or
        endcase
  assign zero = (result==16'd0) ? 1'b1: 1'b0;
  endmodule
```

Mips_data:

In this module, firstly, 32bit data read from the data.mem file is read into the data_mem two-dimensional array. If the sig_mem_read signal is 1, the reading is made from the address indicated by the mem_address value. At the end of the cycle, if the sig_mem_write signal is 1, the memory is written.

```
module mips_data (read_data, mem_address, write_data, sig_mem_read, sig_mem_write);
 output [31:0] read data;
 input [31:0] mem_address;
 input [31:0] write data;
 input sig_mem_read;
 input sig_mem_write;
 reg [31:0] data mem [255:0];
 reg [31:0] read data;
Tinitial begin
    $readmemb("data.txt", data mem);

∃always @(mem_address or write_data or sig_mem_read or sig_mem_write) begin
   if (sig_mem_read) begin
      read_data <= data_mem[mem_address >> 2];
    if (sig_mem_write) begin
       data_mem[mem_address >> 2] <= write_data[31:0];</pre>
       $writememb("res_data.mem", data_mem);
    end
end
 endmodule
```

MiniMIPS:

This module is top-level module. In this module, all modules are connected to each other. At the end of the cycle, the appropriate value is written to the program counter.

```
module MiniMIFS(clock);
input clock;
wire [8:0] instruction;
wire [8:0] write data_read_data_l, read_data_2, writeToReg;
wire [8:0] write_data_from_memory;
wire [8:0] vrite_data_from_memory;
wire [8:0] vrite_reg, read_ego_l, read_reg_2, shamt;
wire [8:0] function;
wire [8:0] function;
wire [8:0] function;
wire [8:0] ALUDg;
wire verifux = 1*b0;

Assign from c = instruction[18:12];
assign read_reg_2 = instruction[18:3] //rs
assign from c = instruction[18:3] //rs
assign immed = instruction[18:3] //rs
assign immed = instruction[18:3] //rs

assign immed = instruction[18:3] //rd
assign immed = instruction[18:0];

// specify the control_signal in control_unit module
control_unit controlunit(opcode, func, branch, MemRead, MemMoReg, MemMrite, ALUSro, RegWrite, RegDest, bneq, ALUDp);

// instructions instructionsemmem(instruction, FC);
```

RESULTS

In this project, there is a testbench to test the ball module. In this testbench, the clock is reset from 0. The clock is changed every 100 nanoseconds. Every time the clock is one, it is the end of the cyle.

ALU TESTBENCH

```
# alu_control = 000
# ndatal = 1000000000101110
# data2 = 1000000000000110
# result = xxxxxxxxxxxxxxxx
# zero = x
# time = 20
# alu_control = 001
# ndatal = 1000000000101110
# data2 = 1000000000000110
# result = xxxxxxxxxxxxxxxx
# zero = x
#
# time = 40
# alu_control = 010
# ndatal = 1000000000101110
# data2 = 10000000000000110
# result = xxxxxxxxxxxxxxxxxx
# zero = x
# time = 60
# alu control = 011
# ndata1 = 1000000000101110
# data2 = 1000000000000110
# result = xxxxxxxxxxxxxxxxxx
# zero = x
# time = 80
# alu_control = 100
# ndatal = 1000000000101110
# data2 = 1000000000000110
# result = xxxxxxxxxxxxxxxxxx
# zero = x
VSIM 10> run
# time = 100
# alu control = 101
# ndatal = 1000000000101110
# data2 = 1000000000000110
# result = xxxxxxxxxxxxxxxx
# zero = x
```

SIGN EXTENDER TESTBENCH

```
VSIM 10 > vsim work.sign_extender_testbench
# vsim work.sign_extender_testbench
# Loading work.sign extender testbench
# Loading work.sign_extender_6_to_32
add wave -position insertpoint
sim:/sign_extender_testbench/inp \
sim:/sign_extender_testbench/outp
VSIM 12> run -continue
run -continue
run -continue
VSIM 13> run
# time = 0
# input = 100101
# output = 111111111111111111111111111100101
# time = 10
# input = 100111
# output = 111111111111111111111111111111111
VSIM 14> run
```

DATA MEMORY TESTBENCH

```
sim:/datamem_testbench/mem_address \
sim:/datamem testbench/write data \
sim:/datamem testbench/mem read \
sim:/datamem_testbench/mem_write
VSIM 17> run
run
run
VSIM 18> run
```

REGISTER AND DATA OUPUT .MEM

```
**********
 ***********
 **********************
**********************
 ******************
 **********************
                                                                                                                                                                                                                                                                                                                                                *********
                                                                                                                                                                                                                                                                                                                                                ***********
                                                                                                                                                                                                                                                                                                                                              ********
                                                                                                                                                                                                                                                                                                                                                0000000000000000000000000000010111
 ********
SAN NABARAKAN MANAKAN MARKAKAN MANAKAN KANAKAN KANAKAN MANAKAN MANAKAN
```