



1.


(a)



(b)



(c)




2.


- (a) A count down counter.
- (b) A count up counter.

3.

- (a) With the bubbles in C removed (positive-edge).
- (b) With complemented flip-flops connected to C.



(a) With *T* flip-flops



(b) With *D* flip-flops

4.

(a) 10_0110_0111 -> 10_011_1000 4;

(b) 11_1100_0111 -> 11_1100_1000 4;

(c) 00_0000_1111 -> 00_0001_0000 5

5. The worst case is when all 10 flip-flops are complemented. The maximum delay is $10 \times 3\text{ns} = 30\text{ ns}$. The maximum frequency is $10^9/30 = 33.3\text{ MHz}$.

6. The clock generator has a period of 12.5 ns. Use a 2-bit counter to count four pulses.
 $80/4 = 20\text{ MHz}$; cycle time = $1000 \times 10^{-9}/20 = 50\text{ ns}$.