


FPGA - Field Programmable Gate Array


What Are FPGAs

- ***Field-Programmable*** Gate Array
- Can be configured to act like any circuit –
More later!






Xilinx Spartan-3E Starter Kit




- FPGA
- HPS
- System




FPGAs Come In Many Forms



PCIe-Attached



In-Storage



CPU Integrated



In-Network

How Is It Different From CPU/GPUs


- GPU – The other major accelerator
- CPU/GPU hardware is fixed
 - “General purpose”
 - we write programs (sequence of instructions) for them
- FPGA hardware is not fixed
 - “Special purpose”
 - Hardware can be whatever we want
 - Will our hardware require/support software? Maybe!
- Optimized hardware is very efficient
 - GPU-level performance**
 - 10x power efficiency (300 W vs 30 W)

Analogy

CPU/GPU comes with fixed circuits





FPGA gives you a big bag of components



To build whatever

Could be a CPU/GPU




"The Z-Berry"
"Experimental Investigations on Radiation Characteristics of IC Ch
benryves.com "Z80 Computer"
Shadi Soundation: Homebrew 4 bit CPU


FPGA Principles

- A Field-Programmable Gate Array (FPGA) is an integrated circuit that can be configured by the user to emulate any digital circuit as long as there are enough resources
- An FPGA can be seen as an array of Configurable Logic Blocks (CLBs) connected through programmable interconnect (Switch Boxes)


FPGA structure




Comparison




Simplified CLB Structure




Example: 4-input AND gate




A	B	C	D	O
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1




Example 2: Find the configuration bits for the following circuit



A0	A1	S	
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	




Interconnection Network





Example 3


- Determine the configuration bits for the following circuit implementation in a 2x2 FPGA, with I/O constraints as shown in the following figure. Assume 2-input LUTs in each CLB.






CLBs required



Placement: Select CLBs





Routing: Select path



Configuration Bitstream

- The configuration bitstream must include ALL CLBs and SBs, even unused ones
- CLB0: 00011
- CLB1: 01100
- CLB2: XXXXX
- CLB3: XXXXX
- SB0: 000000
- SB1: 000010
- SB2: 000000
- SB3: 000000
- SB4: 000001


- Programmable logic blocks (Logic Element “LE”)
Implement combinatorial and sequential logic. Based on LUT and DFF.
- Programmable I/O blocks
Configurable I/Os for external connections supports various voltages and tri-states.
- Programmable interconnect
Wires to connect inputs , outputs and logic blocks.
 - clocks
 - short distance local connections
 - long distance connections across chip



Example 4:Configuring LUT

- LUT is a RAM with data width of 1bit.
- The contents are programmed at power up


Required Function




Truth Table

a	b	c	y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


Programmed LUT




Realistic FPGA CLB: Xilinx



SRAM-type FPGA Interconnect Architecture (contd)



Components of Modern FPGAs




FPGA EDA Tools

- Must provide a design environment based on digital design concepts and components (gates, flip-flops, MUXs, etc.)
- Must hide the complexities of placement, routing and bitstream generation from the user. Manual placement, routing and bitstream generation is infeasible for practical FPGA array sizes and circuit complexities.


FPGA EDA Tools

- High level Description of Logic Design
 - Hardware Description Language (Textual)
- Compile (Synthesise) into Netlist.
- Boolean Logic Gates.
- Target FPGA Fabric
 - Mapping
 - Routing
- Bit File for FPGA
- Commercial CAE Tools (Complex & Expensive)
- Logic Simulation




Configuring an FPGA

- Millions of SRAM cells holding LUTs and Interconnect Routing
- Volatile Memory. Loses configuration when board power is turned off.
- Keep Bit Pattern describing the SRAM cells in non-Volatile Memory e.g. ROM or Digital Camera card
- Configuration takes ~ secs




FPGA Internals: Configurable Logic Blocks (CLBs)

- LUTs can only implement combinational logic
- Need flip-flops to implement sequential logic
- Add flip-flop to each LUT output
 - Configurable Logic Block (CLB)
 - LUT + flip-flops
 - Can program CLB outputs to come from flip-flops or from LUTs directly




FPGA Internals: Sequential Circuit Example using CLBs



FPGA Internals: Programming an FPGA

- All configuration memory bits are connected as one big shift register
 - Known as scan chain
- Shift in "bit file" of desired circuit



This isn't wrong. Although the bits appear as "10" above, note that the scan chain passes through those bits from right to left – so "01" is correct here.

Summary

- Programmable Logic Devices
 - Basics
 - Evolution
- Field Programmable Gate Arrays (FPGAs)
 - Architecture
- Design Flow
 - Hardware Description Languages
 - Design Tools

