





	1	2	3	4	5																	
A	<h1>Design Overview</h1>																					
	<div>Page 2 Amp. Board Connector PS I/O Connector</div>	<div>Page 7 PS DRAM</div>																				
B	<div>Page 3 Firewire Controller Firewire Connectors</div>	<div>Page 8 PS Boot JTAG Connector</div>																				
	<div>Page 4 PL Generic I/O</div>	<div>Page 9 Power Connections</div>																				
C	<div>Page 5 PL Ethernet Ports PL Ethernet Connectors</div>	<div>Page 10 Power Supplies Power Connector</div>																				
D	<div>Page 6 MicroSD Connector Console Connector</div>																					
E	<div>General Conventions:</div> <div>Signal names beginning with a '/' are active low</div> <div>Directive ▼ indicates that after reviewing the design, the "No Driving Source" warning is suppressed on this pin</div> <div>Unless Specified Otherwise:</div> <div>All resistors are 1% metal film, 0201 (1/20W), 0402 (1/16W) or 0603 (1/10W)</div> <div>All non-polarized capacitors are ceramic</div> <div>All ceramic capacitors up to and including 1,000pF are NPO, 25V or higher, 5% or better</div> <div>All ceramic capacitors over 1,000pF up to and including 1.0uF are X7R, 16V or higher, 10% or better</div> <div>All ceramic capacitors over 1.0uF up to and including 10uF are X5R or better, 10V or higher, 20% or better</div> <div>All ceramic capacitors over 10uF are of type X5R or better and the specified voltage, 20% or better</div> <div>All polarized capacitors are Organic Tantalum, of the specified manufacturer/family and voltage, 20% or better</div>																					
F					<div><div><div>Mounting Holes</div><div><div>M1</div><div>M2</div><div>M3</div><div>M4</div></div><div><div></div><div></div><div></div><div></div></div></div></div> <div><table><tr><td colspan="3">Title: <i>IEEE-1394/Ethernet FPGA Controller</i></td><td rowspan="3"></td><td colspan="2">LABORATORY FOR Computational Sensing + Robotics</td></tr><tr><td>Part No:</td><td>Rev: 3.1</td><td>Print Date: 9/4/2022</td><td colspan="2">THE JOHNS HOPKINS UNIVERSITY http://lcsr.jhu.edu</td></tr><tr><td colspan="4">File Name: S01.SchDoc</td><td colspan="2">Sheet 1 of 10</td></tr></table></div>	Title: <i>IEEE-1394/Ethernet FPGA Controller</i>				LABORATORY FOR Computational Sensing + Robotics		Part No:	Rev: 3.1	Print Date: 9/4/2022	THE JOHNS HOPKINS UNIVERSITY http://lcsr.jhu.edu		File Name: S01.SchDoc				Sheet 1 of 10	
Title: <i>IEEE-1394/Ethernet FPGA Controller</i>				LABORATORY FOR Computational Sensing + Robotics																		
Part No:	Rev: 3.1	Print Date: 9/4/2022		THE JOHNS HOPKINS UNIVERSITY http://lcsr.jhu.edu																		
File Name: S01.SchDoc				Sheet 1 of 10																		

Drawing Title:
IEEE-1394/Ethernet FPGA Controller

Sheet:
1

Rev:
3.1

I/O Connectors



A
B
C
D
E
F



A					
B					
C					
	Drawing Title:	Sheet:	Rev:		
	IEEE 1394/Ethernet EPDCA Controller	3	3 1		F

Drawing Title: IEEE-1304/Ethemet EPCV Controller	Sheet: 3	Rev: 3 1
---	-------------	-------------

F



PL Generic I/O

Board ID

U1E

BANK 34		
IO-0	R19	e1-MDIO-C
IO-L1P	T11	IO2-36
IO-L1N	T10	IO2-37
IO-L2P	T12	IO2-38
IO-L2N	U12	IO2-35
IO-L3P-PUDC	U13	PUD-C/LED
IO-L3N	V13	IO2-33
IO-L4P	V12	IO2-34
IO-L4N	W13	IO2-32
IO-L5P	T14	IO2-29
IO-L5N	T15	IO2-18
IO-L6P	P14	IO2-20
IO-L6N-VREF	R14	IO2-21
IO-L7P	Y16	IO2-25
IO-L7N	Y17	IO2-26
IO-L8P	W14	IO2-30
IO-L8N	Y14	IO2-28
IO-L9P	T16	IO2-0
IO-L9N	U17	IO2-39
IO-L10P	V15	IO2-19
IO-L10N	W15	IO2-16
IO-L11P-SRCC	U14	e2-/IRQ
IO-L11N-SRCC	U15	IO2-27
IO-L12P-MRCC	U18	IO2-6
IO-L12N-MRCC	U19	IO2-7
IO-L13P-MRCC	N18	IO1-0
IO-L13N-MRCC	P19	e2-MDIO-C
IO-L14P-SRCC	N20	e2-/RESET
IO-L14N-SRCC	P20	e1-/RESET
IO-L15P	T20	e1-MDIO-D
IO-L15N	U20	IO2-8
IO-L16P	V20	IO2-10
IO-L16N	W20	IO2-9
IO-L17P	Y18	IO2-24
IO-L17N	Y19	IO2-23
IO-L18P	V16	IO2-17
IO-L18N	W16	IO2-14
IO-L18N	R16	e1-/IRQ
IO-L20P	R17	IO2-3
IO-L20N-VREF	T17	IO2-13
IO-L20N	R18	IO2-4
IO-L21P	V17	IO2-15
IO-L21N	V18	IO2-11
IO-L22P	W18	IO2-22
IO-L22N	W19	IO2-12
IO-L23P	N17	IO1-33
IO-L23N	P18	IO2-2
IO-L24P	P15	IO2-31
IO-L24N	P16	IO2-1
IO-25	T19	IO2-5

XC7Z020-CLG400



U1F


BANK 35		
IO-0	G14	IO1-30
IO-L1P	C20	SEL8
IO-L1N	B20	SEL2
IO-L2P	B19	SEL4
IO-L2N	A20	SEL1
IO-L3P	E17	FW-D3
IO-L3N	D18	FW-D7
IO-L4P	D19	FW-D6
IO-L4N	D20	FW-/RST
IO-L5P	E18	FW-D2
IO-L5N	E19	IO1-11
IO-L6P	F16	IO1-28
IO-L6N-VREF	F17	IO1-26
IO-L7P	M19	IO1-2
IO-L7N	M20	IO1-1
IO-L8P	M17	IO1-14
IO-L8N	M18	FW-LREQ
IO-L9P	L19	IO1-4
IO-L9N	L20	IO1-3
IO-L10P	K19	IO1-5
IO-L10N	L19	IO1-7
IO-L11P-SRCC	L16	IO1-15
IO-L11N-SRCC	L17	FW-D0
IO-L12P-MRCC	K17	IO1-19
IO-L12N-MRCC	K18	IO1-6
IO-L13P-MRCC	H16	FW-CLK
IO-L13N-MRCC	H17	FW-D4
IO-L14P-SRCC	H18	IO1-20
IO-L14N-SRCC	H18	IO1-22
IO-L15P	F19	FW-CTL1
IO-L15N	F20	FW-CTL0
IO-L16P	G17	IO1-25
IO-L16N	G18	IO1-23
IO-L17P	H20	IO1-8
IO-L17N	H20	IO1-10
IO-L18P	G19	FW-D5
IO-L18N	G20	IO1-9
IO-L18N	H15	IO1-24
IO-L19P	G15	IO1-27
IO-L19N-VREF	K14	IO1-17
IO-L20N	L14	IO1-29
IO-L20P	N15	IO1-12
IO-L21P	N16	IO1-32
IO-L21N	L14	IO1-16
IO-L22P	L15	IO1-16
IO-L22N	M14	IO1-31
IO-L23P	M15	IO1-13
IO-L23N	K16	IO1-18
IO-L24P	L16	FW-D1
IO-L24N	L15	IO1-21
IO-25	L15	IO1-21

XC7Z020-CLG400

IO2-6 & FW-CLK Must Be On MRCC I/O

FW-/RST	FW-/RST	3[1B]
FW-LREQ	FW-LREQ	3[1B]
FW-CLK	FW-CLK	3[1B]
FW-CTL1	FW-CTL1	3[1B]
FW-CTL0	FW-CTL0	3[1B]
FW-D[0..7]	FW-D[0..7]	3[1B]
IO1-[0..33]	IO1-[0..33]	2[1A]
IO2-[0..39]	IO2-[0..39]	2[1A]
e1-MDIO-C	e1-MDIO-C	5[1D]
e2-MDIO-C	e2-MDIO-C	5[1D]
e1-/RESET	e1-/RESET	5[1C]
e2-/RESET	e2-/RESET	5[1E]
e1-MDIO-D	e1-MDIO-D	5[1C]
e1-/IRQ	e1-/IRQ	5[1C]
e2-/IRQ	e2-/IRQ	5[1E]

PL Ethernet Ports



Drawing Title: IEEE-1394/Ethernet FPGA Controller
Sheet: 5
Rev: 3.1

Title: **IEEE-1394/Ethernet FPGA Controller**

Part No:	Rev: 3.1	Print Date: 9/4/2022
----------	----------	----------------------

File Name: S05.SchDoc

LABORATORY FOR Computational Sensing + Robotics

THE JOHNS HOPKINS UNIVERSITY

<http://lcsr.jhu.edu>

A



D

E

F

Drawing Title:

Sheet:	Rev:
--------	------

File Name: S06.SchDoc Sheet 6 of 10

A
B
C
D
E
F



D

5

E





Sheet 7 of 10


Sheet:	Rev:
7	2

E

PS Boot & JTAG



2[1C], 10[5E] PGOOD



Boot Options				
MIO	Name	Signal	Value	Description
2	BOOT[3]	QSPI-D0	0	JTAG: Cascade Mode
3	BOOT[1]	QSPI-D1	0	000: JTAG 100: QSPI 110: uSD Card
4	BOOT[2]	QSPI-D2	0/1	
5	BOOT[0]	QSPI-D3	1	
6	BOOT[4]	QSPI-CLK	0	PLL Enabled
7	VMODE[0]	MIO7	0	Bank 500: 3.3V
8	VMODE[1]	MIO8	0	Bank 501: 3.3V

Title:
IEEE-1394/Ethernet FPGA Controller


Part No:
Rev: 3.1
Print Date:
9/4/2022

File Name: S08.SchDoc

LABORATORY FOR
Computational
Sensing + Robotics
THE JOHNS HOPKINS UNIVERSITY
<http://lcsr.jhu.edu>

Sheet 8 of 10

A
B
C
D
E
F



A	B	C	D	E	F
			9	IEEE-1394/Ethernet FPGA Controller	3.1

A
B
C
D
E
F

Power Supplies

