

Design Overview

Page 2

Amp. Board Connector
PS I/O Connector

Page 7

PS DRAM

Page 3

Firewire Controller
Firewire Connectors

Page 8

PS Boot
JTAG Connector

Page 4

PL Generic I/O

Page 9

Power Connections

Page 5

PL Ethernet Ports
PL Ethernet Connectors

Page 10

Power Supplies
Power Connector

Page 6

MicroSD Connector
Console Connector

General Conventions:

Signal names beginning with a 'I' are active low

Directive ▼ indicates that after reviewing the design, the "No Driving Source" warning is suppressed on this pin

Unless Specified Otherwise:

All resistors are 1% metal film, 0201 (1/20W), 0402 (1/16W) or 0603 (1/10W)

All non-polarized capacitors are ceramic

All ceramic capacitors up to and including 1,000pF are NPO, 25V or higher, 5% or better

All ceramic capacitors over 1,000pF up to and including 1.0uF are X7R, 16V or higher, 10% or better

All ceramic capacitors over 1.0uF up to and including 10uF are X5R or better, 10V or higher, 20% or better

All ceramic capacitors over 10uF are of type X5R or better and the specified voltage, 20% or better


All polarized capacitors are Organic Tantalum, of the specified manufacturer/family and voltage, 20% or better

Mounting Holes



Title: IEEE-1394/Ethernet FPGA Controller			Cannot open file D:\ADLib\Templates\Lcsr-TB.jpg. File does not exist.
Part No:	Rev: 3.1	Print Date: 9/4/2022	
File Name: S01.SchDoc			Sheet 1 of 10


I/O Connectors



Title: IEEE-1394/Ethernet FPGA Controller			Cannot open file D:\AD Lib\Templates\Lcsr-TB.jpg. File does not exist.
Part No:	Rev: 3.1	Print Date: 9/4/2022	
File Name: S02.SchDoc			

Sheet 2 of 10


FireWire Controller & Connectors



Title: IEEE-1394/Ethernet FPGA Controller			Cannot open file D:\ADLib\Templates\Lcsr-TB.jpg. File does not exist.		
Part No:	Rev:	Print Date:			
	3.1	9/4/2022			
File Name: S03.SchDoc			Sheet 3 of 10		

PL Generic I/O

Board ID



Title:

IEEE-1394/Ethernet FPGA Controller

Part No:

Rev:

Print Date:	9/4/2022
-------------	----------


Cannot open file D:\ADLib\Templates\Lcsr-TB.jpg. File does not exist.

File Name: S04.SchDoc


Sheet 4 of 10

PL Ethernet Ports

e1-RxCLK & e2-RxCLK Must Be On MRCC I/O




PS Micro-SD & Console



Title: IEEE-1394/Ethernet FPGA Controller			Cannot open file D:\ADLib\Templates\Lcsr-TB.jpg. File does not exist.
Part No:	Rev: 3.1	Print Date: 9/4/2022	
File Name: S06.SchDoc			

Sheet 6 of 10




PS DRAM



Note:




The 0.75V plane is used as a reference plane for routing DRAM signals.

The plane itself requires bypass caps to AC couple it to the ground planes.



Title: IEEE-1394/Ethernet FPGA Controller			Cannot open file D:\ADLib\Templates\Lcsr-TB.jpg. File does not exist.	
Part No:	Rev: 3.1	Print Date: 9/4/2022		
File Name: S07.SchDoc			Sheet 7 of 10	

PS Boot & JTAG



Boot Options

MIO	Name	Signal	Value	Description
2	BOOT[3]	OSPI-D0	0	JTAG: Cascade Mode
3	BOOT[1]	OSPI-D1	0	000: JTAG
4	BOOT[2]	OSPI-D2	0/1	100: OSPI
5	BOOT[0]	OSPI-D3	1	110: uSD Card
6	BOOT[4]	OSPI-CLK	0	PLL Enabled
7	VMODE[0]	MIO7	0	Bank 500: 3.3V
8	VMODE[1]	MIO8	0	Bank 501: 3.3V

Title: **IEEE-1394/Ethernet FPGA Controller**



Cannot open file D:\ADLib\Templates\Lcsr-TB.jpg. File does not exist.

Part No:	Rev: 3.1	Print Date: 9/4/2022
----------	-------------	-------------------------


File Name: S08.SchDoc

Sheet 8 of 10

Power Pins



Power Supplies



Title: **IEEE-1394/Ethernet FPGA Controller**

Cannot open file D:\ADLib\Templates\Lcsr-TB.jpg. File does not exist.

Part No:	Rev: 3.1	Print Date: 9/4/2022
----------	-------------	-------------------------

File Name: S10.SchDoc

Sheet 10 of 10