
# XSPICE.

# Code Model Subsystem Interface Design Document



F.L. Cox, III., W.B. Kuhn, H.W. Li, J.P. Murray, S.D. Tynor

Georgia Tech Research Institute
Georgia Institute of Technology

### Georgia Tech Research Corporation

Office of Technology Licensing Atlanta, Georgia 30332-0415

Telephone (404) 894 - 6287

Facsimile (404) 894 - 9728

404 894-7046

### Contents

1	Sco	pe				1
	1.1	Identification	n			1
	1.2	System Over	rview			1
	1.3	Document C	Overview			3
	1.4	Acknowledge	ement			4
2	Ref	erenced Do	cuments			5
3	Inte	rface Desig	ζn			7
	3.1	Interface Dia	agram			7
	3.2	Code Model	Development			8
		3.2.1 Mod	lel Directory Generator Files			8
		3.2.2 Inter	face Specification File			8
		3.2.2				8
		3.2.2	2.2 Name Table			12
		3.2.2	2.3 Port Table			13
		3.2.2	2.4 Parameter Table			15
		3.2.2	2.5 Static Variable Table			18
		3.2.3 Com	piled Interface Specification File			18
		3.2.4 Mod	lel Definition File			19
		3.2.5 Tran	slated Model Definition File			19
		3.2.6 Acce	essor Macros			19
	3.3		d Node Development			21
		3.3.1 User-	-Defined Node Directory Generator Files			21
			-Defined Node Definition File			21
		3.3.2				22
		3.3.2				<b>2</b> 2
		3.3.2				22
		3.3.2	·			23
		3 3 2				23

### XSPICE Code Model Subsystem Interface Design Document

		3.3.2.6	Function udn_XXX_invert
		3.3.2.7	Function udn_XXX_resolve
		3.3.2.8	Function udn_XXX_plot_val
		3.3.2.9	Function udn_XXX_print_val
		3.3.2.10	Function udn_XXX_ipc_val
	3.3.3	Accessor	Macros
3.4	Simula	tor Develo	ppment
	3.4.1	Simulator	r Directory Generator Files
	3.4.2	Model Pa	ath File
	3.4.3	User-Defi	ned Node Path File
3.5	Code I	Model Libr	ary
	3.5.1	Analog M	10dels
		3.5.1.1	Gain
		3.5.1.2	Summer
		3.5.1.3	Multiplier
		3.5.1.4	Divider
		3.5.1.5	Limiter
		3.5.1.6	Controlled Limiter
		3.5.1.7	Piecewise Linear Controlled Source
		3.5.1.8	Analog Switch
		3.5.1.9	<b>Zener</b> Diode
		3.5.1.10	Current Limiter
		3.5.1.11	Hysteresis Block
		3.5.1.12	Differentiator
		3.5.1.13	S-Domain Transfer Function
		3.5.1.14	Slew Rate Block
		3.5.1.15	Inductive Coupling
		3.5.1.16	Magnetic Core
		3.5.1.17	
		3.5.1.18	Controlled Triangle Wave Oscillator
		3.5.1.19	Controlled Square Wave Oscillator
		3.5.1.20	Controlled One-shot
			Capacitance Meter
		3.5.1.22	Inductance Meter
	3.5.2	Hybrid M	
		3.5.2.1	Digital-to-Analog Node Bridge
		3.5.2.2	Analog-to-Digital Node Bridge 66
		3.5.2.3	Controlled Digital Oscillator
	3.5.3	•	1odels
		3.5.3.1	Buffer
		3.5.3.2	Inverter
		3.5.3.3	And

#### CONTENTS

# XSPICE Code Model Subsystem Interface Design Document

3.5.3.4 N	land														73
3.5.3.5	)r												•		74
3.5.3.6 N	lor														75
3.5.3.7 ×	(or				•										76
3.5.3.8 ×	(nor														77
3.5.3.9	ristate														78
3.5.3.10 F	Pullup														80
_	•														81
3.5.3.12	Flip Flop												•		82
															85
3.5.3.14	Toggle Flip Flop														88
3.5.3.15 F	Reset-Set Flip Flo	р.,													91
3.5.3.16	Latch														94
3.5.3.17	et-Reset Latch .														97
3.5.3.18	itate Machine .														100
3.5.3.19 F	requency Divider														103
3.5.3.20 F	RAM														105
3.5.3.21	Digital Source														108
User-Defined Node	Library														109
3.6.1 Real															109
3.6.2 Int															110
tes															111
Glossary															111
															114
•	3.5.3.5	3.5.3.5 Or	3.5.3.5 Or	3.5.3.5 Or	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.9 Tristate 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.21 Digital Source User-Defined Node Library 3.6.1 Real 3.6.2 Int  tes  Glossary Acronyms	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.9 Tristate 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.20 RAM 3.5.3.21 Digital Source User-Defined Node Library 3.6.1 Real 3.6.2 Int  tes  Glossary Acronyms	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.9 Tristate 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.21 Digital Source User-Defined Node Library 3.6.1 Real 3.6.2 Int tes	3.5.3.5 Or	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.9 Tristate 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.21 Digital Source User-Defined Node Library 3.6.1 Real 3.6.2 Int  tess Glossary Acronyms	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.8 Xnor 3.5.3.9 Tristate 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.21 Digital Source User-Defined Node Library 3.6.1 Real 3.6.2 Int  tes Glossary Acronyms	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.8 Znor 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.21 Digital Source  User-Defined Node Library 3.6.1 Real 3.6.2 Int  tes  Glossary Acronyms	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.8 Xnor 3.5.3.9 Tristate 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.21 Digital Source User-Defined Node Library 3.6.1 Real 3.6.2 Int  tes Glossary Acronyms	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.9 Tristate 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.21 Digital Source User-Defined Node Library 3.6.1 Real 3.6.2 Int  tes  Glossary Acronyms	3.5.3.5 Or 3.5.3.6 Nor 3.5.3.7 Xor 3.5.3.8 Xnor 3.5.3.9 Tristate 3.5.3.10 Pullup 3.5.3.11 Pulldown 3.5.3.12 D Flip Flop 3.5.3.13 JK Flip Flop 3.5.3.14 Toggle Flip Flop 3.5.3.15 Reset-Set Flip Flop 3.5.3.16 D Latch 3.5.3.17 Set-Reset Latch 3.5.3.18 State Machine 3.5.3.19 Frequency Divider 3.5.3.20 RAM 3.5.3.20 RAM 3.5.3.21 Digital Source User-Defined Node Library 3.6.1 Real 3.6.2 Int  stes  Glossary Acronyms	3.5.3.5 Or

# List of Figures

2 1	Code Model	Subsystem	External Interfaces	
J.1	Code Model	Subsystem	External interfaces	

## List of Tables

3.1	Engineering Suffixes																	9
3.2	Interface Specification Name Table														Ĭ	Ī	·	19
3.3	Interface Specification Port Table									•	Ī	•	•	•	•	•	•	13
3.4	Port Types				•		Ī	·	•	•	•	•	•	•	•	•	•	1.4
3.5	Interface Specification Parameter Table	•	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	14
3.6	Parameter Types	•	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	10
3.7	Interface Specification Static Variable Table.	•	•	•	•	٠.	•	•	•	•	•	٠	•	•	•	•	•	10
3.8	Static Variable Types	٠	•	•	•	• •	•	•	•	٠	•	•	•	•	•	•	•	10
3.9	Model Definition File Macros	•	•	•	•	• •	٠	•	•	٠	•	•	•	•	•	•	•	19
3 10	User-Defined Node Macros	•	•	•	•	• •	٠	٠	٠	•	•	•	•	٠	٠	•	•	20
0.10	Ober-Denned Hode Macros		٠															-24

### 1 Scope

#### 1.1 Identification

This Interface Design Document describes the external interfaces of the XSPICE Code Model Subsystem Computer Software Configuration Item (CSCI) of version 2 of the Automatic Test Equipment Software Support Environment (ATESSE). This design is governed by the Software Requirements Specification for the Simulator of the Automatic Test Equipment Software Support Environment (ATESSE).

#### 1.2 System Overview

The ATESSE is an integrated set of software tools designed to support all stages of the life cycle of software used to control Automatic Test Equipment (ATE) in testing analog and hybrid (analog/digital) circuit cards.

The ATESSE includes a mixed-mode (analog/digital) simulator called XSPICE which performs mathematical simulation of a circuit specified by the user. The XSPICE simulator takes input in the form of commands and circuit descriptions and produces output data which predicts the circuit's behavior. The simulator is based on the industry standard SPICE program developed at the University of California at Berkeley and is enhanced and modified to provide mixed-mode, board-level, and system-level simulation capabilities.

The XSPICE Code Model Subsystem described in this document works in conjunction with the XSPICE simulator to provide "code models" and "user-defined node" data types used in simulating circuits and systems.

Scope
System Overview -

Several predefined models and node types are delivered with the system. These components of the Code Model Subsystem are referred to as the Code Model Library and the User-Defined Node Library respectively. The following predefined code models are contained in the Code Model Library.

#### Analog Models:

Gain Summer Multiplier Divider Limiter Controlled Limiter Piecewise Linear Controlled Source Analog Switch Zener Diode Current Limiter Hysteresis Block Differentiator Integrator S-Domain Transfer Function Slew Rate Block Inductive Coupling Magnetic Core Controlled Sine Wave Oscillator Controlled Triangle Wave Oscillator Controlled Square Wave Oscillator Controlled Oneshot Capacitor Capacitance Meter Inductor Inductance Meter

#### Hybrid Models:

Digital-to-Analog Node Bridge Analog-to-Digital Node Bridge Controlled Digital Oscillator

#### Digital Models:

Buffer
Inverter
And
Nand
Or
Nor
Ior
Inor
Tristate
Open-collector Buffer

XSPICE Code Model Subsystem Interface Design Document

Scope
Document Overview

Open-Emitter Buffer
Pullup
Pulldown
D Flip Flop
JK Flip Flop
Toggle Flip Flop
Set-Reset Flip Flop
D Latch
Set-Reset Latch
State Machine
Frequency Divider
RAM
Digital Source

The following predefined node types are contained in the User-Defined Node Library.

Real Int

The set of available code models and node types in the XSPICE simulator can also be modified and extended by a user through the use of the Code Model Subsystem's "Code Model Toolkit". The Code Model Toolkit consists of the Model Directory Generator, the User-Defined Node Directory Generator, the Code Model Preprocessor, and the Simulator Directory Generator utilities. These utilities work with the host computer operating system software (UNIX) to assist the user in the process of creating new models, node types, and customized simulator executables.

#### 1.3 Document Overview

This document defines the external interfaces of the Code Modeling Toolkit, Code Model Library, and User-Defined Node Library. Section 2 provides a list of applicable documents. Section 3 includes the detailed design of the interfaces to each of the components manipulated by the Code Model Toolkit: Interface Specification Files, Compiled Interface Specification Files, Model Definition Files, User-Defined Node Definition Files, Model Path Files, User-Defined Node Directory Generator Files, User-Defined Node Directory Generator Files, and Simulator Directory Generator Files. Also included in Section 3 is the external interface definition of each of the supplied code models and node types in the Code Model Library and User-Defined Node Library. Section 4 includes a glossary of technical terminology used throughout this document, a list of acronyms, and a summary of all Project Unique Identifiers (PUIs) related to the Code Model Subsystem.

Scope Acknowledgement

XSPICE Code Model Subsystem Interface Design Document

### 1.4 Acknowledgement

The XSPICE simulator is based on the SPICE3 program developed by the Electronics Research Laboratory, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley.

### 2 Referenced Documents

- Software Requirements Specification for the Simulator of the Automatic Test
   <u>Equipment Software Support Environment (ATESSE)</u>, F. L. Cox, W. B. Kuhn,
   J. P. Murray, S. D. Tynor, Georgia Tech Research Institute, Atlanta, GA,
   November, 1991.
- Software User's Manual for the XSPICE Simulator of the Automatic Test Equipment
   Software Support Environment (ATESSE), F. L. Cox, W. B. Kuhn, H. W. Li, J.

   P. Murray, S. D. Tynor, M. J. Willis Georgia Tech Research Institute, Atlanta,
   GA, September, 1992.
- 3. SPICE3C.1 Nutmeg Programmer's Manual, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, April, 1987.
- 4. SPICE3 Version 3C1 User's Guide, Thomas L. Quarles, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, April, 1989.
- 5. SPICE 3C1 Nutmeg Programmer's Guide, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, April, 1989.
- 6. The Front End to Simulator Interface, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, CA, April, 1989.
- 7. The SPICE3 Implementation Guide, Thomas L. Quarles, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, April, 1989.
- 8. Adding Devices to SPICE3, Thomas L. Quarles, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, April, 1989.

- 9. The C Programming Language, Second Edition, Brian Kernighan and Dennis Ritchie, Prentice-Hall, Englewood Cliffs, NJ, 1988.
- Software Design Document for the XSPICE Code Model Subsystem of the <u>Automatic Test Equipment Software Support Environment (ATESSE)</u>, F. L. Cox, W. B. Kuhn, H. W. Li, J. P. Murray, S. D. Tynor, Georgia Tech Research Institute, Atlanta, GA, September, 1992.
- 11. Interface Design Document for the XSPICE Simulator of the Automatic Test Equipment Software Support Environment (ATESSE), F. L. Cox, W. B. Kuhn, H. W. Li, J. P. Murray, S. D. Tynor, Georgia Tech Research Institute, Atlanta, GA, September, 1992.
- 12. Software Design Document for the XSPICE Simulator of the Automatic Test Equipment Software Support Environment (ATESSE), F. L. Cox, W. B. Kuhn, H. W. Li, J. P. Murray, S. D. Tynor, Georgia Tech Research Institute, Atlanta, GA, September, 1992.
- 13. Program Design Specification (Volumes 1 and 2) for the Automatic Test Equipment Software Support Environment (ATESSE), F. L. Cox, R. M. Ingle, J. E. Doss, G. T. Fulton, A. M. Gilchrist, R. W. Kearney, W. B. Kuhn, D. A. Moreland, P. P. Warren, B. D. Williams, Georgia Tech Research Institute, Atlanta, GA, October 1988.
- Data Base Design Document for the Automatic Test Equipment Software Support
   <u>Environment (ATESSE)</u>, F. L. Cox, R. M. Ingle, J. E. Doss, G. T. Fulton, A.
   M. Gilchrist, R. W. Kearney, W. B. Kuhn, D. A. Moreland, P. P. Warren, B.
   D. Williams, Georgia Tech Research Institute, Atlanta, GA, October 1988.
- 15. Analysis of Performance and Convergence Issues for Circuit Simulation, Thomas L. Quarles, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, April, 1989.
- SPICE2: A Computer Program to Simulate Semiconductor Circuits, Lawrence W. Nagel, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, CA, May, 1975.

### 3 Interface Design

#### 3.1 Interface Diagram

Figure 3.1 illustrates the interfaces between the Code Model Subsystem and the rest of the ATESSE system. A user interacts with the Code Model Subsystem through the Simulator Interface (SI) process which provides menus and forms for creating and compiling code models and linking them into a simulator executable.




Figure 3.1 Code Model Subsystem External Interfaces.

Code Model Interface Specification files, Code Model Definition files, and User-Defined Node Definition files are created and read by the Simulator Interface editing facilities through the interfaces CM-SI-IN and CM-SI-OUT. The Code Model Subsystem is responsible for processing and compiling these files so that they can be linked with the simulator through interface SIM-CM-IN.

The XSPICE simulator and the Code Model Subsystem can also be used in a "stand-alone" fashion, independent of the ATESSE Simulator Interface process. In this case, the interfaces CM-SI-IN and CM-SI-OUT are replaced by the Operating System command line interface and text editing facilities.

#### 3.2 Code Model Development

The following subsections detail the files and data involved in developing code models. A description of the steps required to create code models can be found in the <u>Software Design Document for the XSPICE Code Model Subsystem of the Automatic Test Equipment Software Support Environment (ATESSE)</u>.

#### 3.2.1 Model Directory Generator Files

The 'mkmoddir' utility creates a code model directory and installs a template Interface Specification File, template Model Definition File, and a Makefile. These files are created from the templates stored in /atesse/lib/cmt/mkmoddir and are placed in the newly created directory as:

Makefile ifspec.ifs cfunc.mod

#### 3.2.2 Interface Specification File

A code model's external interface is described in an Interface Specification (IFS) file (if-spec.ifs). The IFS file contains the name of the code model, the name of its C function, and a description of valid ports, parameters, and static variables. The IFS file is a user-editable text file.

The information stored in an interface specification file is translated by the Code Model Preprocessor into data structures which are incorporated into the run-time XSPICE simulator executable. These data structures allow XSPICE to parse SPICE deck records associated with the code model and call the code model's C function, passing the expected model parameters and inputs and outputs as function arguments.

An Interface Specification File consists of a Name Table, one or more Port Tables, zero or more Parameter Tables, and zero or more Static Variable Tables. C-style (/\* \*/) comments may be interspersed throughout the file.

#### 3.2.2.1 Syntactic Conventions

#### 3.2.2.1.1 Case Insensitivity

Keywords in the Interface Specification are recognized in any combination of lower and upper case. Case is preserved within string literals and for engineering suffixes (e.g. "12M" is read as "12 MEG" whereas "12m" is read as "12 milli").

#### 3.2.2.1.2 Engineering Suffixes

Numeric constants may contain an optional scaling factor (engineering suffix). These largely correspond to standard SPICE scaling factors, but the Interface Specification File makes a distinction between capital M and lowercase m. All other suffixes are case insensitive. Table 3.1 summarizes the valid scaling factors:

Suffix	Scaling Factor
t	1e12
g	1e9
M (case sensitive)	1e6
MEG	1e6
k	1e3
m (case sensitive)	1e-3
u	1e-6
n	1e-9
p	1e-12
f	1e-15
mil	25.4e-6

Table 3.1 Engineering Suffixes.

Alphanumeric literals following an engineering suffix are ignored. Thus, the following all specify the same value: 2000.0, 2.0k, 2.0kOhms.

#### 3.2.2.1.3 Comments

C-style comments may be added anywhere in the Interface Specification file. As in C, comments start with "/\*" and are terminated by a "\*/". Comments may not be nested. Hence, "/\* /\* this \*/ is an error \*/" consists of the comment "/\* /\* this \*/" followed by "is an error \*/". Comments may span multiple lines. Comments are treated as whitespace; they are ignored.

#### 3.2.2.1.4 Ranges

The following range syntax is used whenever a range of values is required (for example, to specify the limits on a parameter value or to specify the minimum and maximum vector sizes for ports and parameters). A range is specified by a square bracket followed by a value separated by space from another value and terminated with a closing square bracket. For example, "[0 10]". The lower and upper bounds are inclusive; thus, the previous example

is read as "the range of values from 0 to 10, inclusive". Either the lower or upper bound may be replaced by a hyphen ("-") to indicate that bound is unconstrained. Hence, "[10 -]" is read as "the range of values greater than or equal to 10". For a totally unconstrained range, a single hyphen with no surrounding brackets may be used. So, "-" is read as "any value".

#### 3.2.2.1.5 Keywords

Interface Specification keywords all contain a colon as a suffix (e.g. "Port\_Table:"). The colon may be separated from the alphanumeric portion of the keyword by any amount of whitespace (e.g. "Port\_Table:"). Keywords always occur at the beginning of a line.

#### 3.2.2.1.6 Table Format

The Interface Specification is made up of a number of tables. Each table is introduced by a table name keyword (e.g. "Port\_Table:") and is comprised of a number of fields. Each field starts with a keyword and is followed by any number of values appropriate to that keyword. The first field of a table defines its width. All subsequent fields within the table must have the same number of elements. A table may be split up into any number of subtables by reintroducing the table name keyword:

#### Port\_Table:

Wame: "in" "out" "inout"
Vector: yes no yes

may be rewritten as:

#### Port\_Table:

Wame: "in" "out"
Vector: yes no

#### Port\_Table:

Name: "inout" Vector: yes

#### 3.2.2.1.7 Value Literals

Whenever a numeric, boolean, complex, or string value is required, the value is written as described in the following sections.

#### 3.2.2.1.7.1 Integer Literals

Integer literals are sequences of digits followed by an optional engineering suffix. The digits and suffix may not be separated by whitespace. The following examples show valid integer literals:

252 1K 1GB

The following examples are invalid integer literals:

24e3 - Integer constants may not contain an exponent

1 A - Digits and suffix may not be separated by space

1.1 - Integers may not contain a decimal point

#### 3.2.2.1.7.2 Real Literals

Real literals are sequences of digits with an optional decimal point, a power of ten exponent, and an optional engineering suffix. A real literal may not contain any embedded whitespace. The following examples show valid real literals:

252.2 2e20 6.02e23 12.3MB 23.4mA

The following examples are invalid real literals:

12 e10 - Embedded whitespace is invalid 12e10 mA - Embedded whitespace is invalid

#### 3.2.2.1.7.3 Complex Literals

A complex literal is delimited by angle brackets (< >) and contains two real literals (the real and imaginary parts, in cartesian space) separated by a comma and/or whitespace. The following examples show valid complex literals:

<1 0> <1.1 -2.2> <2.2,1> <2, 33>

#### 3.2.2.1.7.4 Boolean Literals

A boolean literal is one of the keywords: True, False, Yes, No. True is equivalent to Yes. False is equivalent to No. The interpretation of these keywords is case insensitive.

#### 3.2.2.1.7.5 String Literals

A string literal is a sequence of characters delimited by double quotes. Embedded double quotes must be escaped (preceded by a backslash (e.g. "\"). The following examples show valid string literals:

```
"Hello world"
"Embedded single quotes (') are ok"
"Embedded double quotes (\") require an escape"
```

The following example is an invalid string literal:

"Mon-escaped embedded double quotes (") are MOT ok"

#### 3.2.2.2 Name Table

The Name Table is introduced by the "Name\_Table:" keyword. It defines the code model's C function name, its SPICE deck model name, and an optional textual description. The following sections define the valid fields that may be specified in the Name Table as shown in Table 3.2.

Field name	Value	Purpose
C_Function_Name:	Identifier	Name of C implementation function
Description: String		Short description of the Code Model
SPICE_Model_Name:	Identifier	Name of SPICE .model card

Table 3.2 Interface Specification Name Table.

#### 3.2.2.2.1 Description

The description string is used to describe the purpose and function of the code model. It is introduced by the "Description:" keyword followed by a string literal.

#### 3.2.2.2.2 Model Name

The Model name is a valid SPICE identifier which will be used on SPICE deck .model records to refer to this code model. It may or may not be the same as the C function name. It is introduced by the "SPICE\_Model\_Name:" keyword followed by a valid SPICE identifier.

#### 3.2.2.2.3 C Function Name

The C Function name is a valid C identifier which is the name of the main entry point (function) for the code model. It may or may not be the same as the SPICE model name. It is introduced by the "C\_Function\_Name:" keyword followed by a valid C identifier. To reduce the chance of name conflicts (not only with other code models, but also with variables and functions defined in the XSPICE simulator core), it is recommended that user-written code model names use the prefix "UCM\_" for "user code model" (e.g. "UCM\_gizmo"), or use the user's initials. The following prefixes are used by the XSPICE simulator core and should not be used for user code models: ASRC, BJT, BSIM, CAP, CCCS, CCVS, CKT, CM, CP, CSW, DEV, DIO, ENH, EVT, FTE, HLP, ICM, IDN, IND, INP, IPC, ISRC, JFET, MES, MFB, MIF, MOS1, MOS2, MOS2, NI, RES, SMP, SW, TRA, URC, VCCS, VCVS, VSRC.

#### 3.2.2.3 Port Table

The port table is introduced by the "Port\_Table:" keyword. It defines the set of valid ports available to the code model. Table 3.3 and the following sections define the valid fields that may be specified in the Port Table.

Field name	Value	Purpose
Allowed_Type:	Port Type Set	Specify allowed port types
Vector:	Boolean	Is this port a bus?
Vector_Bounds:	Int Range	Valid sizes for the port
Port_Name:	Identifier	Name of the port
Default_Type: Port Type		Specify default port type
Description:	String	Short description of the port
Direction: Direction		Specify dataflow of this port
Null_Allowed:	Boolean	Can this port be left unconnected?

Table 3.3 Interface Specification Port Table.

#### 3.2.2.3.1 Description

The description string is used to describe the purpose and function of the port. It is introduced by the "Description:" keyword followed by a string literal.

#### 3.2.2.3.2 Port Name

The port name must be a valid SPICE identifier. It is introduced by the "Port\_Name:" keyword followed by a valid identifier.

#### 3.2.2.3.3 Direction

The direction of a port specifies the dataflow direction through the port. A direction value must be one of in, out or inout. It is introduced by the "Direction:" keyword followed by a valid direction value.

#### 3.2.2.3.4 Allowed Types

A port must specify the allowed types to which it can be connected. An allowed type value must be a list of type names (a blank or comma separated list of names delimited by square brackets, e.g. "[v vd i id]") from Table 3.4.

Type Name	Valid Directions	Description
d	in, out	digital
g	inout	Conductance
gd	inout	Differential Conductance
h	inout	Resistance
hd	inout	Differential Resistance
i	in, out	Current
id	in, out	Differential Current
v	in, out	Voltage
vd	in, out	Differential Voltage
vnam	in	Current through named voltage source
<identifier></identifier>	in, out	User-defined type

Table 3.4 Port Types.

User-defined type names are any valid SPICE identifier except for the predefined types listed above.

The allowed types are introduced by the "Allowed\_Types:" keyword followed by a valid type set as described above.

#### 3.2.2.3.5 Default Type

The default type field specifies the type used for the port when no type is explicitly specified on a SPICE card. The default type is introduced with the "Default\_Type:" keyword followed by a valid type. The type name must be a member of the Allowed\_Types set.

#### 3.2.2.3.6 Vector

A port can have any number of subports. A port which is a vector can be thought of as a bus. The vector field is introduced with the "Vector:" keyword followed by a boolean value: yes, true, no, or false. The values yes and true are equivalent and specify that this port is a vector. Likewise, no and false specify that the port is not a vector. Vector ports must have a corresponding Vector Bounds field which specifies valid sizes of the vector port.

#### 3.2.2.3.7 Vector Bounds

If a port is a vector, its valid size must be specified by the Vector Bounds field. The Vector Bounds field specifies the upper and lower bounds on the size of the vector. The Vector Bounds field is introduced by the "Vector\_Bounds:" keyword followed by a range of integers. If the range is unconstrained or the associated port is not a vector, the vector bounds may be specified by a hyphen ("-"). The lower bound of the vector specifies the minimum number of elements in the vector, and the upper bound specifies the maximum number of elements.

#### 3.2.2.3.8 Null Allowed

In some cases, it is desirable to permit a port to be left unconnected. The Null Allowed field specifies whether it is an error to leave a port unconnected. The Null Allowed field is introduced by the "Null-Allowed:" keyword and is followed by a boolean constant: yes, true, no, or false. The values yes and true are equivalent and specify that it is legal to leave this port unconnected. No and false specify that the port must be connected.

#### 3.2.2.4 Parameter Table

The parameter table is introduced by the "Parameter Table:" keyword. It defines the set of valid parameters available to the code model. Table 3.5 and the following sections define the valid fields that may be specified in the Parameter Table.

Field name	Value	Purpose
Vector:	Boolean	Is the parameter a vector?
Vector_Bounds:	Int Range	Valid sizes for the parameter or vector
Data_Type:	Data Type	Specifies underlying data type for the parameter values
Default_Value:	<pre><context dependent=""></context></pre>	If explicit value not specified in SPICE deck, use this value
Description:	String	Short description of the parameter
Limits:	Range	Valid range of values
Null_Allowed:	Boolean	Can this parameter remain unspecified?
Parameter_Name:	Identifier	Name of the parameter

Table 3.5 Interface Specification Parameter Table.

#### 3.2.2.4.1 Description

The description string is used to describe the purpose and function of the parameter. It is introduced by the "Description:" keyword followed by a string literal.

#### 3.2.2.4.2 Parameter Name

The parameter name must be a valid SPICE identifier which will be used on SPICE deck .model cards to refer to this parameter. It is introduced by the "Parameter\_Name:" keyword followed by a valid SPICE identifier.

#### 3.2.2.4.3 Data Type

The parameter's data type is specified by the Data Type field. This data type corresponds to the underlying C data type (e.g., double), not the conceptual type of the parameter (e.g., voltage). The Data Type field is introduced by the keyword "Data Type:" and is followed by a valid data type. Valid data types and their corresponding C implementations are shown in the Table 3.6.

#### 3.2.2.4.4 Default Value

If Null Allowed is true, a default value may be specified. This value is supplied for the parameter in the event that the SPICE deck model line does not supply a value for the parameter. The default value must be of the correct type. The Default Value field is introduced by the "Default-Value:" keyword followed by a numeric, boolean, complex or string literal, as appropriate.

IFS Data Type	C Data Type
boolean	Boolean_t
complex	Complex_t
int	int
real	double
string	char*

Table 3.6 Parameter Types.

#### 3.2.2.4.5 Limits

Integer and Real parameters may be constrained to accept a limited range of values. The parameter value limits are introduced by the "Limit:" keyword followed by a range.

#### 3.2.2.4.6 Vector

The Vector field is used to specify whether a parameter is a vector or a scalar. Like the Port Vector field, it is introduced by the "Vector:" keyword and followed by a boolean value. True or yes specifies that the parameter is a vector. False or no specifies that it is a scalar.

#### 3.2.2.4.7 Vector Bounds

The valid sizes for a vector parameter are specified in the same manner as those for ports. In addition to using a numeric range to specify valid vector bounds, it is possible to refer to the name of a port. When a parameter's vector bounds are specified in this way, the bounds on the vector size will be the same as the bounds of the specified vector port.

#### 3.2.2.4.8 Null Allowed

The Null Allowed field is introduced by the "Null Allowed:" keyword followed by a Boolean literal. A value of true or yes specifies that it is valid for the corresponding SPICE deck model card to omit a value for this parameter. If the parameter is omitted, the default value is used. If there is no default value, an undefined value is passed to the code model. If the value of Null Allowed is false or no, then XSPICE will flag an error if the SPICE deck model card includes no value for this parameter.

#### 3.2.2.5 Static Variable Table

The Static Variable table is introduced by the "Static\_Variable." keyword. It defines the set of valid Static variables available to the code model. Table 3.7 and the following sections define the valid fields that may be specified in the Static Variable Table.

Field name	Value	Purpose
Description:	String	Short description of the static variable
Static_Var_Name:	Identifier	Name of the static variable
Data_Type:	Data Type	Type of the variable

Table 3.7 Interface Specification Static Variable Table.

#### 3.2.2.5.1 Description

The description string is used to describe the purpose and function of the static variable. It is introduced by the "Description:" keyword followed by a string literal.

#### 3.2.2.5.2 Name

The Static variable name must be a valid C identifier which will be used in the code model to refer to this static variable. It is introduced by the "Static\_Var\_Name:" keyword followed by a valid C identifier.

#### 3.2.2.5.3 Data Type

The static variable's data type is specified by the Data Type field. This data type corresponds to the underlying C data type (e.g., double), not the conceptual type of the parameter (e.g., voltage). The Data Type field is introduced by the keyword "Data\_Type:" followed by a valid data type. Table 3.8 provides a summary of valid data types and their corresponding C implementations. Note that the type "pointer" is used for Static Var arrays. The code model allocates space for the array and assigns the pointer to the Static Var so that it can be retrieved on subsequent code model calls.

#### 3.2.3 Compiled Interface Specification File

The Interface Specification File described above is translated by the Code Model Preprocessor (cmpp -ifs) into a C language file (ifspec.c) which is compiled and linked into the XSPICE simulator executable. The specification for this file is given in the Interface Design

IFS Data Type	C Data Type
boolean	Boolean_t
complex	Complex_t
int	int
real	double
string	char*
pointer	void*

Table 3.8 Static Variable Types.

<u>Document for the XSPICE Simulator of the Automatic Test Equipment Software Support Environment (ATESSE).</u>

#### 3.2.4 Model Definition File

The model definition file (cfunc.mod) defines the C function which implements the code model. It is processed by the Code Model Preprocessor (cmpp -mod) to produce a C language file which is compiled and linked into the XSPICE simulator executable. A Model Definition File is a C language file using special "accessor macros" which are expanded by the Code Model Preprocessor.

#### 3.2.5 Translated Model Definition File

The translated model definition file (cfunc.c) is the generated C file produced by the code model preprocessor (cmpp -mod) from the model definition file (cfunc.mod). Each of the accessor macros is translated as described in the <u>Interface Design Document for the XSPICE</u> Simulator of the Automatic Test Equipment Software Support Environment (ATESSE).

#### 3.2.6 Accessor Macros

Table 3.9 describes the accessor macros available to the Model Definition File programmer and their C types. Those accessor macros with types labeled CD (context dependent) return the type as specified for that port or parameter in the Interface Specification File. Arguments listed with "[i]" take an optional square bracket delimited index in the case that the corresponding port or parameter is a vector. The index may be any C expression possibly involving calls to other accessor macros (e.g. "OUTPUT(out[PORT\_SIZE(out) - 1])").

Jane	Type	Args	Description
AC_GAIN	Complex_t	y[i],x[i]	AC gain of output y with respect to input x
AMALYSIS	enus	none	Type of analysis: DC, AC, TRANSIENT
ARGS	Mif_Private_t	none	Standard argument to all code model functions
CALL_TYPE	enus	none	Type of model evaluation call: ANALOG or EVENT
INIT	Boolean_t	none	Is this the first call to the model?
IMPUT	double or woid *	name[i]	Value of analog input port, or value of structure pointer for user-defined node port.
IMPUT_STATE	enus	name[i]	State of a digital input: ZERO, ONE, or UNKNOWN.
IMPUT_STRENGTH	enum	name[i]	Strength of digital input: STRONG, RESISTIVE, HILIMPEDANCE, or UNDETERMINED
INPUT_TYPE	char *	name[i]	The port type of the input
LOAD	double	name[i]	The digital load value placed on a port by this model.
MESSAGE	char *	name[i]	A message output by a model on an event-driven node.
MEW_TIMEPOINT	Booleant	<none></none>	First call at this analysis point?
OUTPUT	double or woid *	name[i]	Value of the analog output port or value of structure pointer for user-defined node port.
OUTPUT_CHANGED	Booleant	name[i]	Has a new value been assigned to this event-driven output by the model?
OUTPUT_DELAY	double	name[i]	Delay in seconds for an event-driven output
OUTPUT_STATE	enum	name[i]	State of a digital output: ZERO, ONE, or UNKNOWN.
OUTPUT_STRENGTH	enum	name[i]	Strength of digital output: STRONG, RESISTIVE, HILIMPEDANCE, or UNDETERMINED
OUTPUT_TYPE	char *	name[i]	The port type of the output
PARAM	CD	name[i]	Value of the parameter
PARAM_NULL	Boolean_t	name[i]	Was the parameter not included on the SPICE .model card?
PARAM_SIZE	int	name	Size of parameter vector
PARTIAL	double	y[i],x[i]	Partial derivative of output y with respect to input x
PORT_NULL	Boolean_t	name[i]	Has this port been specified as unconnected?
PORT_SIZE	int	name	Size of port vector
RAD_FREQ	double	<none></none>	Current analysis frequency in radians per second
STATIC_VAR	CD	name	Value of a static variable
STATIC_VAR_SIZE	int	name	Size of static var vector (currently unused).
T [ <n>]</n>	double	<none></none>	History of the previous 8 analysis times (TIME = T[0])
TEMPERATURE	double	<none></none>	Current analysis temperature
TIME	double	<none></none>	Current analysis time (same as T[0])
TOTALLOAD	double	name[i]	The total of all loads on the node attached to this event-driven port.

Table 3.9 Model Definition File Macros.

#### 3.3 User-Defined Node Development

The following subsections detail the files and data involved in developing user-defined nodes. A description of the steps required to create user-defined nodes can be found in the <u>Software Design Document for the XSPICE Code Model Subsystem of the Automatic Test Equipment Software Support Environment (ATESSE)</u>.

#### 3.3.1 User-Defined Node Directory Generator Files

The 'mkudndir' utility creates a user-defined node directory and installs a template User-Defined Node Definition File, and a Makefile. These files are created from the templates stored in xspice/lib/cmt/mkudndir and are placed in the newly created directory as:

Makefile udnfunc.c

#### 3.3.2 User-Defined Node Definition File

The User-Defined Node Definition file (udnfunc.c) defines the C functions which implement basic operations on user-defined nodes such as data structure creation, initialization, copying, and comparison. Unlike the Model Definition File which uses the Code Model Preprocessor to translate Accessor Macros, the User-Defined Node Definition File is a pure C language file. This file uses macros to isolate the user from data structure definitions. These macros are defined in a standard header file (EVTudn.h) and translations are performed by the standard C preprocessor, rather than by the Code Model Preprocessor.

When a directory is created for a new user-defined node with 'mkudndir', a structure of type 'Evt\_Udn\_Info\_t' is placed at the bottom of the User-Defined Node Definition File. This structure contains the type name for the node, a description string, and pointers to each of the functions that define the node type. This structure is complete except for a text string that describes the node type. This string is stubbed out and may be edited by the user if desired.

The functions (required and optional) that define a user-defined node are listed below. Optional functions can be deleted from the udnfunc.c file template created by 'mkudndir' and the corresponding pointers in the Evt\_Udn\_Info\_t structure can be changed to NULL.

#### Required functions:

create Allocate data structure used as input and output of code models.

Set structure to appropriate initial value for first use as model input.

copy Make a copy of a structure's contents into created but possibly uninitialized

structure.

compare Determine if two structures are equal in value.

#### Optional functions:

dismantle Free allocations referenced by structure (but not structure itself).

Invert logical value of structure.

resolve Determine the resultant when multiple outputs are connected to a node.

plot\_val Output a real value for specified structure component for use in plotting.

print\_val Output a string value for specified structure component for use in printing.

Output a binary representation for the data and an integer giving its size.

The required actions for each of these functions are described in the following subsections. In each function, 'mkudndir' replaces the XXX with the node type name specified by the user when mkudndir is invoked. The macros used in implementing the functions are described in a later section.

#### 3.3.2.1 Function udn\_XXX\_create

Allocate space for the data structure defined for the user-defined node to pass data between models. Then, assign pointer created by the storage allocator (e.g., malloc) to MALLOCED\_PTR.

#### 3.3.2.2 Function udn\_XXX\_initialize

Assign STRUCT\_PTR to a pointer variable of the defined type, and then initialize the value of the structure.

#### 3.3.2.3 Function udn\_XXX\_compare

Assign STRUCT\_PTR\_1 and STRUCT\_PTR\_2 to pointer variables of the defined type. Compare the two structures and assign either TRUE or FALSE to EQUAL.

#### 3.3.2.4 Function udn\_XXX\_copy

Assign INPUT\_STRUCT\_PTR and OUTPUT\_STRUCT\_PTR to pointer variables of the defined type, and then copy the elements of the input structure to the output structure.

#### 3.3.2.5 Function udn\_XXX dismantle

Assign STRUCT\_PTR to a pointer variable of defined type, and then free any allocated substructures (but not the structure itself!). If there are no substructures, the body of this function may be left null.

#### 3.3.2.6 Function udn\_XXX\_invert

Assign STRUCT\_PTR to a pointer variable of the defined type, and then invert the logical value of the structure.

#### 3.3.2.7 Function udn\_XXX\_resolve

Assign INPUT\_STRUCT\_PTR\_ARRAY to a variable declared as an array of pointers of the defined type - e.g.:

```
<type> **struct_array;
struct_array = IMPUT_STRUCT_PTR_ARRAY;
```

Then, the number of elements in the array may be determined from the integer valued INPUT\_STRUCT\_PTR\_ARRAY\_SIZE macro.

Assign OUTPUT\_STRUCT\_PTR to a pointer variable of the defined type.

Scan through the array of structures, and compute the resolved value and assign it into the output structure.

#### 3.3.2.8 Function udn\_XXX\_plot\_val

Assign STRUCT\_PTR to a pointer variable of the defined type. Then, access the member of the structure specified by the string in STRUCT\_MEMBER\_ID, and assign some real valued quantity for this member to PLOT\_VALUE.

lu•	Type	Description
RALLOCED_PTR	void .	Assign pointer to alloced structure to this macro
STRUCT_PTR	void ◆	A pointer to a structure of the defined type
STRUCT_PTR_1	void *	A pointer to a structure of the defined type
STRUCT_PTR_2	woid *	A pointer to a structure of the defined type
EQUAL	Hif_Boolean_t	Assign TRUE or FALSE to this macro according to the results of structure comparison
IMPUT_STRUCT_PTR	void *	A pointer to a structure of the defined type
OUTPUT_STRUCT_PTR	void *	A pointer to a structure of the defined type
IMPUT_STRUCT_PTR_ARRAY	void **	An array of pointers to structures of the defined type
INPUT_STRUCT_PTR_ARRAY_SIZE	int	The size of the array
STRUCT_MEMBER_ID	char *	A string naming some part of the structure
PLOT_VAL	double	The value of the specified structure member for plotting purposes
PRIET_VAL	char *	The value of the specified structure member for printing purposes

Table 3.10 User-Defined Node Macros.

#### 3.3.2.9 Function udn\_XXX\_print\_val

Assign STRUCT\_PTR to a pointer variable of the defined type. Then, access the member of the structure specified by the string in STRUCT\_MEMBER\_ID, and assign some string valued quantity for this member to PRINT\_VALUE.

If the string is not static, a new string should be allocated on each call. Do not free the allocated strings.

#### 3.3.2.10 Function udn\_XXX\_ipc\_val

Use STRUCT\_PTR to access the data, and then assign a pointer to a binary representation of the data to IPC\_VAL, and assign an integer giving the size of this binary representation to IPC\_VAL\_SIZE. Typically STRUCT\_PTR is assigned directly to IPC\_VAL, and the sizeof() operator is used to get the structure size and assign it to IPC\_VAL\_SIZE.

#### 3.3.3 Accessor Macros

The macros used in the User-Defined Node Definition file to access and assign data are defined in Table 3.10. These macros do not take arguments. The translations of the macros, and of macros used in the function argument lists, are defined in the document Interface Design Document for the XSPICE Simulator of the Automatic Test Equipment Software Support Environment (ATESSE).

#### 3.4 Simulator Development

The following subsections detail the files and data involved in developing a new XSPICE executable. A description of the steps required to create new executables can be found in the Software Design Document for the XSPICE Code Model Subsystem of the Automatic Test Equipment Software Support Environment (ATESSE).

#### 3.4.1 Simulator Directory Generator Files

The 'mkmoddir' utility creates a simulator directory and installs a template Model Path File, template User-Defined Node Path File, and a Makefile. These files are created from the templates stored in /atesse/lib/cmt/mksimdir and are placed in the newly created directory as:

Makefile modpath.lst udnpath.lst

#### 3.4.2 Model Path File

The Model Path file (modpath.lst) is used to specify the set of code models to be linked into a given XSPICE simulator executable. It is a text file, with a complete pathname, one per line, of each code model's directory. Each of these directories is assumed to contain an Interface Specification file named ifspec.ifs and object files for the compiled Interface Specification and Model Definition File.

#### 3.4.3 User-Defined Node Path File

The User-Defined Node Path file (udnpath.lst) is used to specify the set of event-driven, user-defined node types to be linked into a given XSPICE simulator executable. It is a text file, with a complete pathname, one per line, of each user-defined node's directory. Each of these directories is assumed to contain an object file for the compiled User-Defined Node Definition File.

#### 3.5 Code Model Library

The interface for each of the prewritten XSPICE code models is given in the following subsections in the form of an Interface Specification file. A definition of the model's operation

XSPICE Code Model Subsystem Interface Design Document

Interface Design Code Model Library

can be found in the Software Design Document for the XSPICE Code Model Subsystem of the Automatic Test Equipment Software Support Environment (ATESSE).

### XSPICE Code Model Subsystem Interface Design Document

#### 3.5.1 Analog Models

#### 3.5.1.1 Gain

#### HAME\_TABLE:

C\_Function\_Wame: cm\_gain Spice\_Model\_Wame: gain

Description: "A simple gain block"

#### PORT\_TABLE:

Port\_Name: in out
Description: "input" "output"
Direction: in out
Default\_Type: v v

Allowed\_Types: [v,vd,i,id,vnam] [v,vd,i,id]
Vector: no no

Vector: no no

#### PARAMETER\_TABLE:

out\_offset in\_offset gain Parameter\_Name: "output offset" "input offset" "gain" Description: real real real Data\_Type: 0.0 1.0 Default\_Value: 0.0 Limits: no no Vector: no Vector\_Bounds: yes yes Mull\_Allowed: yes

#### Interface Design Code Model Library

#### 3.5.1.2 Summer

#### HAME\_TABLE:

C\_Function\_Hame: CR\_SUBBET Isamus Spice\_Model\_Hame:

"summer block" Description:

#### PORT\_TABLE:

out in Port\_Name: "input array" "output" Description: out Direction: in

Default\_Type:

[v,vd,i,id,vnam] [v,vd,i,id] Allowed\_Types:

no yes Vector: [2 -] Vector\_Bounds: no Wull\_Allowed: no

#### PARAMETER\_TABLE:

in\_offset in\_gain Parameter\_Name:

"input gain array" "input offset array" Description:

real real Data\_Type: 1.0 0.0 Default\_Value: Limits: yes yes Vector: in Vector\_Bounds: in yes Mull\_Allowed: yes

#### PARAMETER\_TABLE:

out\_offset Parameter\_Name: out\_gain "output gain" "output offset" Description:

real real Data\_Type: 0.0 1.0 Default\_Value: Limits: no no Vector: Vector\_Bounds: yes yes Hull\_Allowed:

#### 3.5.1.3 Multiplier

#### MAME\_TABLE:

C\_Function\_Name: cm\_mult Spice\_Model\_Name: mult

Description: "multiplier block"

#### PORT\_TABLE:

Port\_Name: in out
Description: "input array" "output"
Direction: in out
Default\_Type: v v

Allowed\_Types: [v,vd,i,id,vnam] [v,vd,i,id]

Vector: yes no
Vector\_Bounds: [2 -] Hull\_Allowed: no no

#### PARAMETER\_TABLE:

Parameter\_Hame: in\_offset in\_gain

Description: "input offset array" "input gain array"

real Data\_Type: real 0.0 1.0 Default\_Value: Limits: Vector: yes yes Vector\_Bounds: in in Mull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Hame: out\_gain out\_offset
Description: "output gain" "output offset"

 Data\_Type:
 real
 real

 Default\_Value:
 1.0
 0.0

 Limits:

 Vector:
 no
 no

 Vector\_Bounds:

 Mull\_Allowed:
 yes
 yes

#### Interface Design Code Model Library

#### 3.5.1.4 Divider

#### HAME\_TABLE:

C\_Function\_Name: Spice\_Model\_Name: cm\_divide divide

Description:

"divider block"

#### PORT\_TABLE:

Port\_Name: Description:

num "numerator"

den "denominator" out "output" out

Direction: Default\_Type: in

in

Allowed\_Types:

[v,vd,i,id,vnam] [v,vd,i,id,vnam] [v,vd,i,id]

no

Vector: Vector\_Bounds: Mull\_Allowed:

no

no

#### PARAMETER\_TABLE:

Parameter\_Name: num\_offset Description:

"numerator offset"

num\_gain

Data\_Type: Default\_Value: 0.0

real

"numerator gain" real 1.0

Limits: Vector: Vector\_Bounds: Null\_Allowed:

no yes

no yes

#### PARAMETER\_TABLE:

Parameter\_Name: Description:

den\_offset

den\_gain

"denominator offset"

"denominator gain"

Data\_Type: Default\_Value: Limits:

real 0.0 no

1.0 no

real

Vector\_Bounds: Wull\_Allowed:

Vector:

yes

yes

## XSPICE Code Model Subsystem Interface Design Document

## PARAMETER\_TABLE:

Parameter\_Name: den\_lower\_limit den\_domain

"denominator lower limit" "denominator smoothing domain" Description:

real Data\_Type: real Default\_Value: 1.0e-10 Limits: [1.0e-10 -] 1.0e-16

Vector: no no Vector\_Bounds: Mull\_Allowed: yes yes

## PARAMETER\_TABLE:

Parameter\_Name: fraction

"smoothing fraction/absolute value switch"

Default\_Value: false

Limits: Vector: no Vector\_Bounds: -Null\_Allowed: yes

## PARAMETER\_TABLE:

out\_offset Parameter\_Name: out\_gain

Description: "output gain" "output offset" real Data\_Type: real 1.0 0.0

Default\_Value: Limits: Vector: no no Vector\_Bounds: yes Mull\_Allowed: yes

## 3.5.1.5 Limiter

#### MAME\_TABLE:

C\_Function\_Name: cm\_limit Spice\_Model\_Hame: limit

Description:

"limit block"

## PORT\_TABLE:

Port\_Name: in out "output" "input" Description: in Direction: out Default\_Type:

[v,vd,i,id,vnam] [v,vd,i,id] Allowed\_Types:

Vector: no no Vector\_Bounds: Mull\_Allowed: no no

## PARAMETER\_TABLE:

Parameter\_Name: in\_offset gain "input offset" "gain" real Default\_Value: 0.0 1.0 Limits: Vector: no no Vector\_Bounds: Mull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: out\_lower\_limit out\_upper\_limit "output lower limit" real Description: "output upper limit" real Data\_Type: Default\_Value: -Limits: Vector: no no

Vector\_Bounds: Hull\_Allowed: yes yes

# XSPICE Code Model Subsystem Interface Design Document

Interface Design Code Model Library

## PARAMETER\_TABLE:

Mull\_Allowed:

yes

Parameter_Name: Description: Data_Type: Default_Value: Limits: Vector: Vector_Bounds:	limit_range "upper & lower sm. range" real 1.0e-6 -	fraction "smoothing percent/abs switch" boolean FALSE - no
AACTOL BOINGS:	•	-

yes

## 3.5.1.6 Controlled Limiter

## MAME\_TABLE:

C\_Function\_Wame: cm\_climit
Spice\_Model\_Wame: climit

Description: "controlled limiter block"

PORT\_TABLE:

Port\_Name: in cntl\_upper

Description: "input" "upper lim. control input"

Direction: in in Default\_Type: v v

Allowed\_Types: [v,vd,i,id,vnam] [v,vd,i,id,vnam]

Vector:nonoVector\_Bounds:--Bull\_Allowed:nono

PORT\_TABLE:

Port\_Name: cntl\_lower out

Description: "lower limit control input" "output"

Direction: in out

Default\_Type: v v

Allowed\_Types: [v,vd,i,id,vnam] [v,vd,i,id]

PARAMETER\_TABLE:

in\_offset Parameter\_Name: gain "input offset" "gain" Description: real real Data\_Type: 1.0 Default\_Value: 0.0 Limits: Vector: no no Vector\_Bounds: Bull\_Allowed: yes yes

## XSPICE Code Model Subsystem Interface Design Document

#### PARAMETER\_TABLE:

Parameter\_Name: upper\_delta lower\_delta

Description: "output upper delta" "output lower delta"

 Data\_Type:
 real
 real

 Default\_Value:
 0.0
 0.0

 Limits:

 Vector:
 no
 no

 Vector\_Bounds:

 Hull\_Allowed:
 yes
 yes

## PARAMETER\_TABLE:

Parameter\_Name: limit\_range fraction

Description: "upper & lower sm. range" "smoothing %/abs switch"

Data\_Type: real boolean
Default\_Value: 1.0e-6 FALSE

 Limits:

 Vector:
 no
 no

 Vector\_Bounds:

 Mull\_Allowed:
 yes
 yes

## 3.5.1.7 Piecewise Linear Controlled Source

#### HAME\_TABLE:

C\_Function\_Hame:

cm\_pwl

Spice\_Model\_Name:

pwl

Description:

"piecewise linear controlled source"

## PORT\_TABLE:

Port\_Name:

in

out

Description: Direction:

"input" in

"output" out

Default\_Type:

[v,vd,i,id]

Vector:

Allowed\_Types:

[v,vd,i,id,vnam] no

no

Vector\_Bounds: Hull\_Allowed:

no

#### PARAMETER\_TABLE:

Parameter\_Name: x\_array

y\_array

Description:

"x-element array" real

"y-element array" real

Data\_Type: Default\_Value:

Limits:

Vector: Vector:
Vector\_Bounds:

yes [2 -]

Null\_Allowed:

no

yes

[2 -]

no

#### PARAMETER\_TABLE:

Parameter\_Name:

input\_domain

fraction

Description:

"input sm. domain"

"smoothing %/abs switch"

Data\_Type:

real 0.01 boolean

Default\_Value:

[1e-12 0.5]

TRUE

Limits: Vector:

no

no

Vector\_Bounds: Wull\_Allowed: yes

yes

## STATIC\_VAR\_TABLE:

Static\_Var\_Name:

last\_x\_value

Data\_Type:

pointer

## XSPICE Code Model Subsystem Interface Design Document

## Interface Design Code Model Library

Description:

"iteration holding variable for limiting"

STATIC\_VAR\_TABLE:

Static\_Var\_Hame:

Description:

Data\_Type: pointer pointer

Description: "x-coefficient array" "y-coefficient array"

pointer

## 3.5.1.8 Analog Switch

#### HAME\_TABLE:

C\_Function\_Hame: Spice\_Model\_Hame:

cm\_aswitch asvitch

Description:

"analog switch"

#### PORT\_TABLE:

Port\_Name:

cntl\_in

out

Description:

"input"

"resistive output"

Direction:

in

no

inout gd

no

Default\_Type:

[v,vd,i,id,vnam] [gd]

Allowed\_Types: Vector:

Vector\_Bounds:

Hull\_Allowed:

no no

## PARAMETER\_TABLE:

Parameter\_Name:

cntl\_off

cntl\_on

Description:

"control 'off' val"

"control 'on' val" real

Data\_Type: Default\_Value:

0.0 no

real

1.0 no

Vector: Vector\_Bounds: Hull\_Allowed:

Limits:

yes

yes

## PARAMETER\_TABLE:

Parameter\_Name:

r\_off log

Description:

"Log-linear switch" "off resistance"

Data\_Type:

boolean

real 1.0e12

Default\_Value: TRUE Limits:

Vector:

no

no

Vector\_Bounds:

Hull\_Allowed: yes

yes

# XSPICE Code Model Subsystem Interface Design Document

Interface Design Code Model Library

## PARAMETER\_TABLE:

Parameter\_Name: r\_on

Description: "on resistance"

Data\_Type: real
Default\_Value: 1.0
Limits: Vector: no
Vector\_Bounds: Bull\_Allowed: yes

## XSPICE Code Model Subsystem Interface Design Document

## 3.5.1.9 Zener Diode

## WAME\_TABLE:

C\_Function\_Name:
Spice\_Model\_Name:

Cm\_zener zener

Description:

"zener diode"

#### PORT\_TABLE:

Port\_Name:

Z

Description:
Direction:
Default\_Type:

Allowed\_Types:

"zener" inout gd [gd]

Vector: Vector\_Bounds: Null\_Allowed: no no

real

no

## PARAMETER\_TABLE:

Parameter\_Name:

v\_breakdown

i\_breakdown

Description:

"breakdown voltage"

"breakdown current" real

Data\_Type:
Default\_Value:

-[1e-6 1e6]

2e-2 [1e-9 -]

Limits: Vector: Vector\_Bounds:

Mull\_Allowed:

no -

no yes

## PARAMETER\_TABLE:

Parameter\_Name:

r\_breakdown

i\_rev

Description:

"breakdown resistance" real

"reverse current" real

Data\_Type: Default\_Value: Limits:

1.0 [1e-12 -] 1e-6 [1e-9 -] no

Vector: Vector\_Bounds: Mull\_Allowed: no yes

yes

## XSPICE Code Model Subsystem Interface Design Document

#### PARAMETER\_TABLE:

Parameter\_Name: i\_sat n\_forward

Description: "saturation current" "forward emission co"

 Data\_Type:
 real
 real

 Default\_Value:
 1e-12
 1.0

 Limits:
 [1e-15-]
 [.1 10]

 Vector:
 no
 no

 Vector\_Bounds:

 Hull\_Allowed:
 yes
 yes

PARAMETER\_TABLE:

Parameter\_Wame: limit\_switch

Description: "switch for on-board limiting (convergence aid)"

Description:
Data\_Type: boolean
Default\_Value: FALSE
Limits:

Vector: no
Vector\_Bounds: Mull\_Allowed: yes

STATIC\_VAR\_TABLE:

Static\_Var\_Name: previous\_voltage

Data\_Type: pointer

Description: "iteration holding variable for limiting"

## 3.5.1.10 Current Limiter

## MAME\_TABLE:

C\_Function\_Hame:

cm\_ilimit

Spice\_Model\_Name:

ilimit

Description:

"current limiter block"

## PORT\_TABLE:

Port\_Name:

in

pos\_per

Description:

"input"

"positive power supply"

Direction:
Default\_Type:

in

inout

Allowed\_Types:

v [v,vd,i,id,vnam]

[g,gd]

Vector:

no - no -

Vector\_Bounds:
Bull\_Allowed:

no

yes

#### PORT\_TABLE:

Port\_Name: Description: neg\_pwr

out

Direction:

"negative power supply" inout

"output" inout

Default\_Type:
Allowed\_Types:

g [g,gd]

[g,gd]

Vector:
Vector\_Bounds:

no - no -

Mull\_Allowed:

yes

no

## PARAMETER\_TABLE:

Parameter\_Name:

in\_offset

gain

Description:
Data\_Type:
Default\_Value:

Limits:

"input offset" real

"gain"
real
i.0
no

Vector:
Vector\_Bounds:
Bull\_Allowed:

no yes

0.0

yes

## PARAMETER\_TABLE:

Parameter\_Name:

r\_out\_source

r\_out\_sink

Description:

"sourcing resistance"

"sinking resistance"

## XSPICE Code Model Subsystem Interface Design Document

Data\_Type: real real
Default\_Value: 1.0 1.0
Limits: [1e-9 1e9] [1e-9 1e9]

Vector:nonoVector\_Bounds:--Hull\_Allowed:yesyes

## PARAMETER\_TABLE:

Parameter\_Wame: i\_limit\_source i\_limit\_sink

Description: "current sourcing limit" "current sinking limit"

 Data\_Type:
 real
 real

 Default\_Value:
 10.0e-3
 10.0e-3

 Limits:
 [1e-12-]
 [1e-12-]

 Vector:
 no
 no

Vector\_Bounds: - - Tull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Hame: v\_pwr\_range i\_source\_range

Description: "pwr. smoothing range" "sourcing cur sm. rng"

Data\_Type: real real Default\_Value: 1e-6 1e-9 Limits: [1e-15 -] [ie-i5 -] Vector: no no Vector\_Bounds: Mull\_Allowed: yes yes

## PARAMETER\_TABLE:

Parameter\_Name: i\_sink\_range r\_out\_domain

Description: "sinking cur sm. rng" "output resistance sm. domain"

 Data\_Type:
 real
 real

 Default\_Value:
 1e-9
 1e-9

 Limits:
 [1e-15-]
 [1e-15-]

 Vector:
 no
 no

Vector: no no
Vector\_Bounds: - 
Mull\_Allowed: yes yes

## 3.5.1.11 Hysteresis Block

## MAME\_TABLE:

C\_Function\_Name:

cm\_hyst

Spice\_Model\_Hame:

hyst

Description:

"hysteresis block"

## PORT\_TABLE:

Port\_Name: Description: in "input" in

out "output" out

Direction: Default\_Type:

Allowed\_Types: Vector:

[v,vd,i,id,vnam] [v,vd,i,id] no no

Vector\_Bounds: Mull\_Allowed:

no

no

#### PARAMETER\_TABLE:

Parameter\_Name: in\_low

in\_high

Description:

"input low value"

"input high value"

Data\_Type: Default\_Value: 0.0

real

real 1.0

Vector: Vector\_Bounds:

Limits:

no

no

Mull\_Allowed: yes

yes

#### PARAMETER\_TABLE:

Parameter\_Name:

hyst

out\_lower\_limit

Description:

"hysteresis"

"output lower limit" real

Data\_Type: Default\_Value: Limits:

real 0.1 [0 -] no

0.0

Vector: Vector\_Bounds:

Hull\_Allowed: yes

yes

no

## PARAMETER\_TABLE:

Parameter\_Name:

out\_upper\_limit

input\_domain

Description:

"output upper limit"

"input smoothing domain"

Data\_Type:

real

real

## XSPICE Code Model Subsystem Interface Design Document

0.01 Default\_Value: 1.0 Limits: no no Vector: yes

## PARAMETER\_TABLE:

Parameter\_Wame: fraction

Description: "smoothing percent/abs switch"

Data\_Type: boolean

Default "Java" Default\_Value: TRUE Limits: Vector: no Vector\_Bounds: -Mull\_Allowed: yes

## 3.5.1.12 Differentiator

#### MAME\_TABLE:

C\_Function\_Hame:
Spice\_Model\_Hame:

cm\_d\_dt d\_dt

Description:

"differentiator block"

## PORT\_TABLE:

Port\_Wame: in out
Description: "input" "output"
Direction: in out
Default\_Type: v v

Allowed\_Types: [v,vd,i,id,vnam] [v,vd,i,id]

Vector: no no
Vector\_Bounds: - 
Mull\_Allowed: no no

#### PARAMETER\_TABLE:

Parameter\_Name: out\_offset gain Description: "output offset" "gain" Data\_Type: real real Default\_Value: 0.0 1.0 Limits: Vector: no no Vector\_Bounds: Mull\_Allowed: yes yes

## PARAMETER\_TABLE:

Parameter\_Name: out\_lower\_limit out\_upper\_limit
Description: "output lower limit" "output upper limit"
Data\_Type: real real

# XSPICE Code Model Subsystem Interface Design Document

## PARAMETER\_TABLE:

Parameter\_Hame: limit\_range

Description: "upper & lower sm. range"

Description:
Data\_Type: real
Default\_Value: 1.0e-6

Limits: Vector: no
Vector\_Bounds: Hull\_Allowed: yes

## 3.5.1.13 S-Domain Transfer Function

MAME\_TABLE:

Spice\_Model\_Hame:

s\_xfer

C\_Function\_Hame:

cm\_s\_xfer

Description:

"s-domain transfer function block"

PORT\_TABLE:

out

Description: "input"
Direction:

"output"

Direction:

Default\_Type: v v

Allowed\_Types: [v,vd,i,id] [v,vd,i,id]

no no Direction:

in

out

Vector\_Bounds:

Wull\_Allowed:

no

no

PARAMETER\_TABLE:

Parameter\_Name: in\_offset

Description: "input offset"

Data\_Type: real

gain

"gain"

Default\_Value: 0.0

real 1.0

Limits:

no

yев

PARAMETER\_TABLE:

Parameter\_Name: num\_coeff

den\_coeff

Description:

"numerator poly coef"

"denominator poly coef"

Data\_Type:

real

real

Default\_Value:

Limits:

yes [1 -] yes

Vector: [1 - [1 - yes

[1 -]

yes

## XSPICE Code Model Subsystem Interface Design Document

Interface Design Code Model Library

## PARAMETER\_TABLE:

Parameter\_Name: int\_ic

Description: "int stage init. cond"

Data\_Type: real
Default\_Value: 0.0

Default\_Value: 0. Limits: -

Vector: yes
Vector\_Bounds: Hull\_Allowed: yes

PARAMETER\_TABLE:

Parameter\_Name: denormalized\_freq

Description: "freq. (rads/s) at which to denormalize coeffs"

Data\_Type: real
Default\_Value: 1.0
Limits:

Limits: Vector: no
Vector\_Bounds: -

Wull\_Allowed: yes

## 3.5.1.14 Slew Rate Block

## HAME\_TABLE:

C\_Function\_Name:

cm\_slew

Spice\_Model\_Hame:

slev

Description:

"a simple slew rate follower block"

## PORT\_TABLE:

Port\_Name:

in

out

Description: Direction:

"input" in

"output" out

Default\_Type:

Allowed\_Types:

[v,vd,i,id,vnam]

[v,vd,i,id]

Vector: Vector\_Bounds: no

no

Hull\_Allowed:

no

no

#### PARAMETER\_TABLE:

Parameter\_Name: rise\_slope

fall\_slope

Description:

"rising slew limit"

"falling slew limit"

Data\_Type: Default\_Value: real 1.0e9 real 1.0e9

Limits: Vector: Vector\_Bounds:

Hull\_Allowed:

no yes

no yes

## 3.5.1.15 Inductive Coupling

## MAME\_TABLE:

C\_Function\_Name: cm\_lcouple
Spice\_Model\_Name: lcouple

Description: "inductive coupling (for use with 'core' model)"

## PORT\_TABLE:

Port\_Name: 1 mmf\_out

Description: "inductor" "manf output (in Ampere-turns)"

inout inout Direction: Default\_Type: hđ hd [h,hd] [hd] Allowed\_Types: no Vector: no Vector\_Bounds: Null\_Allowed: no no

## PARAMETER\_TABLE:

Parameter\_Name: num\_turns

Description: "number of inductor turns"

Data\_Type: real
Default\_Value: 1.0
Limits: Vector: no
Vector\_Bounds: Hull\_Allowed: yes

## 3.5.1.16 Magnetic Core

#### HAME\_TABLE:

C\_Function\_Hame:

cm\_core

Spice\_Model\_Hame:

"magnetic core"

Description:

246......

## PORT\_TABLE:

Port\_Name:

**≥**C

Description:

"magnetic core"

Direction:

inout gd

Default\_Type:

[g,gd]

Allowed\_Types: Vector:

no

Vector\_Bounds:

no

Mull\_Allowed:

-

HUII\_MIIOTEU.

no

## PARAMETER\_TABLE:

Parameter\_Name:

H\_array

B\_array

Description:

"magnetic field array"

"flux density array" real

Data\_Type:
Default\_Value:

real -

-

Limits: Vector:

yes [2 -] **у**ев [2 **-**]

no

Vector\_Bounds: Eull\_Allowed:

no

PARAMETER\_TABLE:

area

length

Parameter\_Name:
Description:

"cross-sectional area"

"core length"

Data\_Type:

real

real

Default\_Value: Limits:

-no

no

no

Vector\_Bounds:
Bull\_Allowed:

Vector:

no

#### PARAMETER\_TABLE:

Parameter\_Name:

input\_domain

Description:

"input sm. domain"

Data\_Type:

real

Default\_Value:

0.01

Limits:

[1e-12 0.5]

Vector: Vector\_Bounds:

no

Hull\_Allowed: yes

PARAMETER\_TABLE:

Parameter\_Name: fraction

Description:

"smoothing fractional/abs switch"

Data\_Type:

boolean

Default\_Value: TRUE

Limits:

Vector:

no

Vector\_Bounds:

Mull\_Allowed: yes

PARAMETER\_TABLE:

Parameter\_Name: mode

Description: "mode switch (1 = pwl, 2 = hyst)"

Data\_Type:

int 1 [1 2]

Default\_Value:

Limits: Vector:

no

Vector\_Bounds:

Mull\_Allowed: yes

PARAMETER\_TABLE:

Parameter\_Name:

in\_low

in\_high

Description:

"input low value"

"input high value"

Data\_Type:

real

real

Default\_Value: 0.0

1.0

Limits:

no

Vector:

Vector\_Bounds: Eull\_Allowed: yes

no

yes

0.0

no

PARAMETER\_TABLE:

Parameter\_Hame:

hyst

out\_lower\_limit

Description:

Limits:

"hysteresis"

"output lower limit"

Data\_Type:

real

real

Default\_Value:

0.1

[0 -]

Vector:

no

Vector\_Bounds:

## XSPICE Code Model Subsystem Interface Design Document

Mull\_Allowed:

yes

yes

PARAMETER\_TABLE:

Parameter\_Name: out\_upper\_limit
Description: "output upper limit"

Data\_Type: Default\_Value:

real

Limits:

1.0

Vector:

Vector:
Vector\_Bounds: 
Vector\_Bounds: 
yes

## 3.5.1.17 Controlled Sine Wave Oscillator

## MAME\_TABLE:

C\_Function\_Hame: cm\_sine
Spice\_Model\_Hame: sine

Description: "controlled sine wave oscillator"

## PORT\_TABLE:

 Port\_Name:
 cntl\_in
 out

 Description:
 "input"
 "output"

 Direction:
 in
 out

 Default\_Type:
 v
 v

Allowed\_Types: [v,vd,i,id,vnam] [v,vd,i,id]

Vector: no no Vector\_Bounds: - - - Null\_Allowed: no no

## PARAMETER\_TABLE:

Parameter\_Name: cntl\_array freq\_array Description: "control in array" "frequency array" Data\_Type: real real Default\_Value: 0.0 1.0e3 Limits: [0 -] yes Vector: yes Vector\_Bounds: [2 -] [2 -] Mull\_Allowed: no no

## PARAMETER\_TABLE:

Parameter\_Name: out\_low out\_high

Description: "output low value" "output high value"

 Data\_Type:
 real
 real

 Default\_Value:
 -1.0
 1.0

 Limits:

 Vector:
 no
 no

 Vector\_Bounds:

 Hull\_Allowed:
 yes
 yes

## 3.5.1.18 Controlled Triangle Wave Oscillator

#### HAME\_TABLE:

C\_Function\_Name: cm\_triangle Spice\_Model\_Name: triangle

Description: "controlled triangle wave oscillator"

## PORT\_TABLE:

Port\_Name: cntl\_in out
Description: "input" "output"
Direction: in out
Default\_Type: v

Allowed\_Types: [v,vd,i,id,vnam] [v,vd,i,id]

Vector: no no
Vector\_Bounds: - 
Full\_Allowed: no no

#### PARAMETER\_TABLE:

Parameter\_Name: cntl\_array freq\_array

Description: "control in array" "frequency array"

real real Data\_Type: Default\_Value: 0.0 1.0e3 [0 -] \_ Limits: yes yes Vector: [2 -] [2 -] Vector\_Bounds: no **Tull\_Allowed**: no

## PARAMETER\_TABLE:

Parameter\_Name: out\_low out\_high

Description: "output low value" "output high value"

Data\_Type: real real
Default\_Value: -1.0 1.0

Default\_Value: -1.0 1...
Limits: - 7
Vector: no no

Vector\_Bounds: - - yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: duty\_cycle

Description: "rise time duty cycle"

Data\_Type: real
Default\_Value: 0.5

Limits: [1e-6 .999999]

## XSPICE Code Model Subsystem Interface Design Document

Vector:

no

Vector\_Bounds:
Bull\_Allowed:

yes

## 3.5.1.19 Controlled Square Wave Oscillator

#### HAME\_TABLE:

C\_Function\_Hame:

cm\_square

Spice\_Model\_Hame:

square

Description:

"controlled square wave oscillator"

## PORT\_TABLE:

Port\_Hame: Description: cntl\_in "input"

out "output"

Direction: Default\_Type: in

out

Allowed\_Types:

[v,vd,i,id,vnam]

[v,vd,i,id]

Vector: Vector\_Bounds: Mull\_Allowed:

no no

no no

## PARAMETER\_TABLE:

freq\_array

"frequency array"

Data\_Type:

Parameter\_Name: cntl\_array control in array" real

no

real 1.0e3

no

Default\_Value: Limits: Vector:

0.0 [0 -]yes yes [2 -]

Vector\_Bounds: [2 -] Wull\_Allowed:

#### PARAMETER\_TABLE:

Parameter\_Name:

out\_high out\_low

Description:

"output high value" "output low value"

real Data\_Type: Default\_Value: -1.0 real 1.0

Limits: Vector:

no

Vector\_Bounds:

no \_

Mull\_Allowed:

yes yes

## PARAMETER\_TABLE:

Parameter\_Name: Description:

duty\_cycle "duty cycle"

rise\_time "rise time"

Data\_Type: Default\_Value:

real 0.5

real 1.0e-9

Limits:

[1e-6 .999999]

# XSPICE Code Model Subsystem Interface Design Document

 Vector:
 no
 no

 Vector\_Bounds:

 Bull\_Allowed:
 yes
 yes

PARAMETER\_TABLE:

Parameter\_Name: fall\_time
Description: "fall time"
Data\_Type: real
Default\_Value: 1.0e-9

Limits: Vector: no
Vector\_Bounds: Mull\_Allowed: yes

## 3.5.1.20 Controlled One-shot

## HAME\_TABLE:

C\_Function\_Name: Spice\_Model\_Hame: cm\_oneshot oneshot "one-shot"

Description:

PORT\_TABLE:

Port\_Hame: Description:

clk "clock input" cntl\_in "input" in

[v, vnam, vd, i, id]

Direction: Default\_Type: in

[v,vd,vnam,i,id]

Allowed\_Types: Vector: Vector\_Bounds:

no

Mull\_Allowed: no no yes

#### PORT\_TABLE:

Port\_Name:

clear

yes

out "output"

Description: Direction:

"clear signal" out

Default\_Type: Allowed\_Types:

[v,vd,i,id] [v,vd,vnam,i,id]

Vector: Vector\_Bounds: Mull\_Allowed:

no

## PARAMETER\_TABLE:

Parameter\_Name:

pw\_array cntl\_array

Description: real

"control in array" "pulse width array" real 1.0e-6

[0 -]

yes [2 -]

no

no

Data\_Type: Default\_Value: Limits:

0.0 yes [2-]

Vector\_Bounds: Mull\_Allowed:

Vector:

## PARAMETER\_TABLE:

Parameter\_Name:

clk\_trig

pos\_edge\_trig

Description:

Limits:

"clock trigger value"

"pos/neg edge trigger switch"

Data\_Type: Default\_Value: real 0.5

no

boolean TRUE

## XSPICE Code Model Subsystem Interface Design Document

Vector: no no
Vector\_Bounds: - 
Full\_Allowed: no no

#### PARAMETER\_TABLE:

Parameter\_Wame: out\_low out\_high

Description: "output low value" "output high value"

 Data\_Type:
 real
 real

 Default\_Value:
 0.0
 1.0

 Limits:

 Vector:
 no
 no

 Vector\_Bounds:

#### PARAMETER\_TABLE:

Mull\_Allowed:

Parameter\_Name: rise\_time

Description: "output rise time"

yes

Data\_Type: real
Default\_Value: 1.0e-9
Limits: Vector: no
Vector\_Bounds: Mull\_Allowed: yes

## PARAMETER\_TABLE:

Parameter\_Wame: rise\_delay fall\_delay

Description: "output delay from trigger" "output delay from pw"

yes

 Data\_Type:
 real
 real

 Default\_Value:
 1.0e-9
 1.0e-9

 Limits:

Vector: no no
Vector\_Bounds: - Hull\_Allowed: yes yes

## PARAMETER\_TABLE:

Parameter\_Name: fall\_time retrig

Description: "output rise time" "retrigger switch"

Data\_Type: real boolean
Default\_Value: 1.0e-9 FALSE
Limits: - - Vector: no no
Vector\_Bounds: - Wull\_Allowed: yes yes

## 3.5.1.21 Capacitance Meter

## MAME\_TABLE:

cmeter Spice\_Model\_Hame: C\_Function\_Hame:

cm\_cmeter

Description:

"ATESSE 1 compatible capacitance meter"

#### PORT\_TABLE:

Port\_Name: Description:

in "input"

out "output"

Direction: Default\_Type: in

out

Allowed\_Types:

[v, **v**d]

[v, vd, i, id] no

Vector: Vector\_Bounds: Hull\_Allowed: no no

no

## PARAMETER\_TABLE:

Parameter\_Name:

gain

Description:

"C to voltage conversion factor"

Data\_Type: Default\_Value: real 1.0

Limits: Vector:

no

Vector\_Bounds:

Mull\_Allowed:

yes

## STATIC\_VAR\_TABLE:

Static\_Var\_Name:

Ç real

Data\_Type: Description:

"capacitance connected to input node"

## 3.5.1.22 Inductance Meter

#### WAME\_TABLE:

Spice\_Model\_Name: lmeter C\_Function\_Name: cm\_lmeter

Description: "ATESSE 1 compatible inductance meter"

## PORT\_TABLE:

Port\_Name: in out
Description: "input" "output"
Direction: in out
Default\_Type: v v

Allowed\_Types: [v, vd] [v, vd, i, id]

Vector: no no
Vector\_Bounds: - Wull\_Allowed: no no

#### PARAMETER\_TABLE:

Parameter\_Name: gain

Description: "L to voltage conversion factor"

Data\_Type: real
Default\_Value: 1.0
Limits: Vector: no
Vector\_Bounds: Null\_Allowed: yes

## STATIC\_VAR\_TABLE:

Static\_Var\_Name: 1
Data\_Type: real

Description: "inductance connected to input node"

## 3.5.2 Hybrid Models

## 3.5.2.1 Digital-to-Analog Node Bridge

## MAME\_TABLE:

C\_Function\_Wame: cm\_dac\_bridge Spice\_Model\_Name: dac\_bridge

"digital-to-analog converter node bridge" Description:

PORT\_TABLE:

in "input" Port\_Name: out Description: "output" Direction: out Default\_Type:

Allowed\_Types:
Vector: [4] [v,vd,i,id]

Vector: yes yes Vector\_Bounds: Full\_Allowed: no no

## PARAMETER\_TABLE:

Parameter\_Name: out\_low

heacription: "analog output for 'ZERO' digital input"

Data\_Type: Default\_Value: 0.0 Limits: Vector: no Vector\_Bounds: Bull\_Allowed: yes

## PARAMETER\_TABLE:

Parameter\_Name: out\_high

"analog output for 'ONE' digital input" Description:

Data\_Type: real Default\_Value: 1.0 Limits: **Vector:** no Vector\_Bounds: Mull\_Allowed: yes

## XSPICE Code Model Subsystem Interface Design Document

## PARAMETER\_TABLE:

Parameter\_Name: out\_undef

"analog output for 'UNDEFINED' digital input" Description:

Data\_Type: real 0.5 Default\_Value: Limits: Vector: no

Vector\_Bounds: Mull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: input\_load

"capacitive input load (F)" Description:

Data\_Type: real

Default\_Value: 1.0e-12 Limits:

Vector: no Vector\_Bounds: Null\_Allowed: yes

## PARAMETER\_TABLE:

Parameter\_Name: t\_rise t\_fall

"rise time 0 -> 1" Description: "fall time 1 -> 0"

real real Data\_Type: Default\_Value: 1.0e-9 1.0e-9 Limits: [1e-12 -] [1e-12 -]

Vector: no no Vector\_Bounds: Eull\_Allowed: yes yes

## 3.5.2.2 Analog-to-Digital Node Bridge

#### MAME\_TABLE:

Spice\_Model\_Hame:

adc\_bridge

C\_Function\_Name:

cm\_adc\_bridge

Description:

"analog-to-digital converter node bridge"

#### PORT\_TABLE:

Port\_Name:

in

out

Description: Direction:

"input"

"output"

Default\_Type:

in

out

Allowed\_Types: [v,vd,i,id,vnam] [d]

đ

**Vector:** Vector\_Bounds:

yes

yes

Eull\_Allowed:

no

no

#### PARAMETER\_TABLE:

Parameter\_Name: in\_low

Description:

"maximum 0-valued analog input"

Data\_Type:

real

Default\_Value: 0.1

Limits:

Vector:
Vector\_Bounds: Tinged: yes

## PARAMETER\_TABLE:

Parameter\_Name:

in\_high

Description:

"minimum 1-valued analog input"

Data\_Type:

real

Default\_Value:

0.9

Limits: Vector:

no

Vector\_Bounds:

Mull\_Allowed:

yes

## PARAMETER\_TABLE:

Parameter\_Name: rise\_delay

fall\_delay "fall delay"

Description: "rise delay" Data\_Type:

real

real

## Interface Design Code Model Library

 Default\_Value:
 1.0e-9
 1.0e-9

 Limits:
 [1e-12 -]
 [1e-12 -]

 Vector:
 no
 no

Vector\_Bounds: - - - - - yes yes

#### 3.5.2.3 Controlled Digital Oscillator

#### MAME\_TABLE:

Spice\_Model\_Name:

d\_osc

C\_Function\_Name:

cm\_d\_osc

Description:

"controlled digital oscillator"

#### PORT\_TABLE:

Port\_Name: Description: Direction:

cntl\_in out "control input"

in

"output"

Default\_Type: Allowed\_Types: Vector: Vector\_Bounds:

[v,vd,i,id] no

[d] no

Null\_Allowed:

no

#### PARAMETER\_TABLE:

Parameter\_Name: cntl\_array Description:

"control array"

freq\_array

1.0e6 [0 -]

real

"frequency array" real

Data\_Type: Default\_Value: 0.0 Limits: Vector:

yes

Vector\_Bounds: [2 -]
Hull\_Allowed: no

yes [2 -] no

#### PARAMETER\_TABLE:

Parameter\_Name:

duty\_cycle init\_phase

Description:

"output duty cycle" "initial phase of output"

Data\_Type:

real real

Default\_Value: 0.5 Limits:

[1e-6 0.999999] [-180.0 +360.0]

Vector:

no no

Vector\_Bounds: Mull\_Allowed:

yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: Description:

rise\_delay "rise delay"

fall\_delay "fall delay"

Data\_Type:

real

real

# XSPICE Code Model Subsystem Interface Design Document

Default_Value: Limits:	1e-9 [0 -]	1e-9 [0 -]
Vector:	no	no
Vector_Bounds:	-	-
Eull_Allowed:	yes	yes

#### 3.5.3 Digital Models

#### 3.5.3.1 Buffer

#### **BAME\_TABLE:**

Spice\_Model\_Name:

d\_buffer

C\_Function\_Wame: cm\_d\_buffer Description:

"digital one-bit-wide buffer"

#### PORT\_TABLE:

Port\_Name: Description:

in "input"

out "output"

Direction: Allowed\_Types: [d]
Vector:

in

out [d] no

Vector\_Bounds: Wull\_Allowed: no

-

#### PARAMETER\_TABLE:

Parameter\_Name: rise\_delay
Description: "rise delay"
Data\_Type: real

fall\_delay "fall delay"

Data\_Type: ....
Default\_Value: 1.0e-9
Iimits: [1e-12 -] Limits:

real 1.0e-9 [1e-12 -]

Vector: Vector\_Bounds: Hull\_Allowed: yes

no

no yes

#### PARAMETER\_TABLE:

Parameter\_Name:

Description:

input\_load
"input load value (F)"

Data\_Type: Default\_Value: 1.0e-12

real

Limits: Vector:

Vector\_Bounds: Bull\_Allowed: yes

no

#### 3.5.3.2 Inverter

#### HAME\_TABLE:

C\_Function\_Name: cm\_d\_inverter
Spice\_Model\_Name: d\_inverter

Description: "digital one-bit-wide inverter"

#### PORT\_TABLE:

out Port\_Name: "input" "output" Description: out in Direction: Default\_Type: d [d] [d] Allowed\_Types: no no Vector: Vector\_Bounds: no Wull\_Allowed:

#### PARAMETER\_TABLE:

fall\_delay rise\_delay Parameter\_Name: "fall delay" Description: "rise delay" real real Data\_Type: 1.0e-9 1.0e-9 Default\_Value: [1e-12 -] [1e-12 -] Limits: nο Vector: no

Vector\_Bounds: - - yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: input\_load

Description: "input load value (F)"

Data\_Type: real
Default\_Value: 1.0e-12

Limits: Vector: no
Vector\_Bounds: Hull\_Allowed: yes

#### 3.5.3.3 And

#### HAME\_TABLE:

C\_Function\_Name: cm\_d\_and Spice\_Model\_Name: d\_and

"digital n-input and gate" Description:

#### PORT\_TABLE:

out Port\_Name: in "input" "output" Description: out Direction: Default\_Type: Allowed\_Types: [d] [d] yes no Vector: Vector\_Bounds: [2 -] Wull\_Allowed: no no

#### PARAMETER\_TABLE:

Parameter\_Wame: rise\_delay fall\_delay Parameter\_\_\_\_\_
Description: "rise
Type: real "rise delay" "fall delay" real Default\_Value: 1.0e-9 1.0e-9 [1e-12 -] [1e-12 -] Limits: no Vector: no Vector\_Bounds: Hull\_Allowed: yes

PARAMETER\_TABLE:

input\_load Parameter\_Name:

"input load value (F)" Description:

real Data\_Type: Default\_Value: 1.0e-12 Limits: Vector: no

Vector\_Bounds: Bull\_Allowed: yes

yes

#### 3.5.3.4 Nand

#### HAME\_TABLE:

C\_Function\_Name: cm\_d\_namd
Spice\_Model\_Name: d\_namd

Description: "digital n-input nand gate"

#### PORT\_TABLE:

out Port\_Name: "input" "output" Description: out Direction: in d Default\_Type: đ [d] Allowed\_Types: [d] no Vector: yes [2 -] Vector\_Bounds: no Null\_Allowed: no

#### PARAMETER\_TABLE:

fall\_delay rise\_delay Parameter\_Name: "fall delay" "rise delay" Description: real Data\_Type: real 1.0e-9 Default\_Value: 1.0e-9 [1e-12 -] Limits: [1e-12 -] no Vector: no Vector\_Bounds: yes Wull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: input\_load

Description: "input load value (F)"

Data\_Type: real
Default\_Value: 1.0e-12
Limits: -

Vector: no
Vector\_Bounds: Hull\_Allowed: yes

#### 3.5.3.5 Or

#### MAME\_TABLE:

cm\_d\_or C\_Function\_Name: d\_or Spice\_Model\_Hame:

"digital n-input or gate" Description:

#### PORT\_TABLE:

out in Port\_Name: "input" "output" Description: out Direction: in Default\_Type: [4] [d] Allowed\_Types: no yes Vector: [2 -] Vector\_Bounds: no no Wull\_Allowed:

#### PARAMETER\_TABLE:

fall\_delay Parameter\_Name: rise\_delay "fall delay" "rise delay" Description: real real Data\_Type: 1.0e-9 1.0e-9 Default\_Value: [1e-12 -] [1e-12 -] Limits: no Vector: no

Vector\_Bounds: yes Null\_Allowed: yes

#### PARAMETER\_TABLE:

input\_load Parameter\_Name:

"input load value (F)" Description:

real Data\_Type: 1.0e-12 Default\_Value: Limits:

Vector: no Vector\_Bounds: Mull\_Allowed: yes

#### 3.5.3.6 Nor

#### WAME\_TABLE:

C\_Function\_Name: cm\_d\_nor
Spice\_Model\_Name: d\_nor

Description: "digital n-input nor gate"

#### PORT\_TABLE:

out Port\_Name: in "input" "output" Description: out in Direction: đ Default\_Type: [d] [d] Allowed\_Types: no yes Vector: [2 -] Vector\_Bounds: no Mull\_Allowed: no

#### PARAMETER\_TABLE:

fall\_delay Parameter\_Name: rise\_delay "fall delay" "rise delay" Description: real real Data\_Type: 1.0e-9 Default\_Value: 1.04-9 [1e-12 -] Limits: [1e-12 -] no Vector: no Vector\_Bounds: yes Mull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: input\_load

Description: "input load value (pF)"

Data\_Type: real
Default\_Value: 1.0e-12

Limits: Vector: no
Vector\_Bounds: Sull\_Allowed: yes

## Interface Design Code Model Library

#### 3.5.3.7 Xor

#### MAME\_TABLE:

C\_Function\_Hame: cm\_d\_xor Spice\_Model\_Hame:

d\_xor

Description:

"digital n-input wor gate"

out

out

[d]

no

no

"output"

PORT\_TABLE:

**Vector:** 

Port\_Name: Description: Direction: Default\_Type: Allowed\_Types:

in "input" in d [d] yes

[2 -]

PARAMETER\_TABLE:

Vector\_Bounds:

Hull\_Allowed:

Parameter\_Name: rise\_delay Description: Data\_Type:

Default\_Value:

Limits:

Vector:

"rise delay" real

1.0e-9 [1e-12 -] no

Vector\_Bounds: Wull\_Allowed: yes

fall\_delay "fall delay"

real 1.0e-9 [1e-12 -]

no yes

PARAMETER\_TABLE:

Parameter\_Name:

input\_load

Description:

"input load value (F)"

Data\_Type: Default\_Value:

real 1.0e-12

Limits: Vector:

no

Vector\_Bounds:

Hull\_Allowed:

yes

#### 3.5.3.8 Xnor

#### MAME\_TABLE:

C\_Function\_Name: cm\_d\_xnor
Spice\_Model\_Name: d\_xnor

Description: "digital n-input xnor gate"

#### PORT\_TABLE:

out Port\_Name: in "output" "input" Description: out Direction: in Default\_Type: d [d] Allowed\_Types: [4] Vector: yes пo [2 -] Vector\_Bounds: Mull\_Allowed: no

#### PARAMETER\_TABLE:

rise\_delay fall\_delay Parameter\_Name: "fall delay" "rise delay" Description: real real Data\_Type: 1.0e-9 1.0e-9 Default\_Value: [1e-12 -] [1e-12 -] Limits: Vector: no no Vector\_Bounds: Hull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: input\_load

Description: "input load value (pF)"

Data\_Type: real
Default\_Value: 1.0
Limits: [0.0 -]
Vector: no
Vector\_Bounds: Mull\_Allowed: yes

#### 3.5.3.9 Tristate

#### HAME\_TABLE:

Spice\_Hodel\_Bame: d\_tristate C\_Function\_Bame: cm\_d\_tristate

Description: "digital one-bit-wide tristate buffer"

#### PORT\_TABLE:

enable Port\_Name: out in "input" "enable" "output" Description: out Direction: in in ď Default\_Type: ď [4] [d] [4] Allowed\_Types: Vector: no no Vector\_Bounds: -Hull\_Allowed: no no

#### PARAMETER\_TABLE:

Parameter\_Name: delay
Description: "delay"
Data\_Type: real
Default\_Value: 1.0e-9
Limits: [1e-12 -]
Vector: no

Vector\_Bounds: Wull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Wame: input\_load

Description: "input load value (F)"

Data\_Type: real
Default\_Value: 1.0e-12
Limits: -

Vector: no
Vector\_Bounds: Wull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: enable\_load

Description: "enable load value (F)"

Data\_Type: real
Default\_Value: 1.0e-12

## XSPICE Code Model Subsystem Interface Design Document

Limits: Vector: no
Vector\_Bounds: Hull\_Allowed: yes

### Interface Design Code Model Library

## 3.5.3.10 Pullup

#### MAME\_TABLE:

Spice\_Model\_Hame: d\_pullup C\_Function\_Name:

cm\_d\_pullup

Description:

"digital pullup resistor"

#### PORT\_TABLE:

Port\_Name:

Description:

out "output"

Direction: Default\_Type: out

Allowed\_Types: [d] Vector:

Vector\_Bounds:

no

Wull\_Allowed: no

#### PARAMETER\_TABLE:

Parameter\_Name:

load

"load value (F)"

Description: "load Data\_Type: real

Default\_Value: 1.0e-12

Limits: Vector:

Vector\_Bounds:

no

Null\_Allowed: yes

Interface Design Code Model Library

#### 3.5.3.11 Pulldown

#### WAME\_TABLE:

Spice\_Model\_Hame: d\_pulldown C\_Function\_Hame: cm\_d\_pulldown

Description: "digital pulldown resistor"

#### PORT\_TABLE:

Port\_Name: out
Description: "output"
Direction: out
Default\_Type: d
Allowed\_Types: [d]
Vector: no
Vector\_Bounds: Mull\_Allowed: no

#### PARAMETER\_TABLE:

Parameter\_Name: load

Description: "load value (F)"

Data\_Type: real
Default\_Value: 1.0e-12

Limits: Vector: no
Vector\_Bounds: Mull\_Allowed: yes

#### 3.5.3.12 D Flip Flop

#### HAME\_TABLE:

C\_Function\_Hame: cm\_d\_dff
Spice\_Model\_Hame: d\_dff

Description: "digital d-type flip flop"

#### PORT\_TABLE:

clk data Port\_Name: "clock" "input data" Description: Direction: in in Default\_Type: [d] [d] Allowed\_Types: no Vector: Vector\_Bounds: Mull\_Allowed: no

#### PORT\_TABLE:

Port\_Name: set reset

Description: "asynch. set" "asynch. reset"

Direction: in in

Default\_Type: d d

Allowed\_Types: [d] [d]

Vector: no no

Vector\_Bounds: - 
Bull\_Allowed: yes yes

#### PORT\_TABLE:

Port\_Name: out Nout

Description: "data output" "inverted data output"

Direction: out out

Default\_Type: d d

Allowed\_Types: [d] [d]

Vector: no no

Vector\_Bounds: - 
Bull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: clk\_delay - set\_delay

Description: "delay from clk" "delay from set"

 Data\_Type:
 real
 real

 Default\_Value:
 1.0e-9
 1.0e-9

 Limits:
 [1e-12 -]
 [1e-12 -]

 Vector:
 no
 no

 Vector\_Bounds:

 Hull\_Allowed:
 yes
 yes

#### PARAMETER\_TABLE:

Parameter\_Name: reset\_delay ic

Description: "delay from reset" "output initial state"

#### PARAMETER\_TABLE:

Parameter\_Name: rise\_delay fall\_delay Description: "rise delay" "fall delay" Data\_Type: real real Default\_Value: 1.0e-9 1.0e-9 Limits: [1e-12 -] [1e-12 -] Vector: no no Vector\_Bounds: Mull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: data\_load clk\_load

Description: "data load value (F)" "clk load value (F)"

 Data\_Type:
 real
 real

 Default\_Value:
 1.0e-12
 1.0e-12

 Limits:

 Vector:
 no
 no

 Vector\_Bounds:

 Hull\_Allowed:
 yes
 yes

#### PARAMETER\_TABLE:

Parameter\_Wame: set\_load reset\_load

Description: "set load value (F)" "reset load value (F)"

 Data\_Type:
 real
 real

 Default\_Value:
 1.0e-12
 1.0e-12

 Limits:

 Vector:
 no
 no

Interface Design Code Model Library

Vector\_Bounds:

Hull\_Allowed: y

yes

yes

#### 3.5.3.13 JK Flip Flop

#### MAME\_TABLE:

C\_Function\_Wame: cm\_d\_jkff
Spice\_Model\_Wame: d\_jkff

Description: "digital jk-type flip flop"

#### PORT\_TABLE:

Port\_Name: "j input" "k input" Description: Direction: in in Default\_Type: ď d [d] [d] Allowed\_Types: Vector: no Vector\_Bounds: Null\_Allowed: no

#### PORT\_TABLE:

Port\_Name: clk
Description: "clock"
Direction: in
Default\_Type: d
Allowed\_Types: [d]
Vector: no
Vector\_Bounds: Hull\_Allowed: no

#### PORT\_TABLE:

Port\_Name: set reset "asynch. set" "asynch. reset" Description: Direction: in in Default\_Type: Allowed\_Types: [b] [4] Vector: no no Vector\_Bounds:

#### PORT\_TABLE:

Mull\_Allowed:

Port\_Name: out Nout

yes

Description: "data output" "inverted data output"

yes

Direction:	out	out
Default_Type:	ď	đ
Allowed_Types:	[4]	[d]
Vector:	no	no
Vector_Bounds:	-	-
Hull_Allowed:	yes	yes

#### PARAMETER\_TABLE:

Parameter_Hame:	clk_delay	set_delay
Description:	"delay from clk"	"delay from set"
Data_Type:	real	real
Default_Value:	1.0e-9	1.0e-9
Limits:	[1e-12 -]	[1e-12 -]
Vector:	no	no
Vector_Bounds:	-	-
Hull_Allowed:	yes	yes

#### PARAMETER\_TABLE:

Parameter_Name:	reset_delay	ic
Description:	"delay from reset"	"output initial state"
Data_Type:	real	int
Default_Value:	1.0e-9	0
Limits:	[1e-12 -]	[0 2]
Vector:	no	no
Vector_Bounds:	-	-
Mull_Allowed:	уев	yes

#### PARAMETER\_TABLE:

Parameter_Name:	rise_delay	fall_delay
Description:	"rise delay"	"fall delay"
Data_Type:	real	real
Default_Value:	1.0e-9	1.0e-9
Limits:	[1e-12 -]	[1e-12 -]
Vector:	no	no
Vector_Bounds:		-
Hull_Allowed:	yes	yes

## PARAMETER\_TABLE:

Parameter_Name:	<pre>jk_load "j,k load values (F)"</pre>	<pre>clk_load "clk load value (F)"</pre>
Description: Data_Type:	real	real
Default_Value:	1.0e-12	1.0e-12
Limits:	-	•
Vector:	no	no

## Interface Design Code Model Library

Vector\_Bounds: Mull\_Allowed:

yes

yes

PARAMETER\_TABLE:

Parameter\_Hame:

set\_load

reset\_load

Description:

"set load value (F)" "reset load value (F)"

Data\_Type: Default\_Value:

real 1.0e-12 real

Limits:

no

1.0e-12 no

Vector: Vector\_Bounds: Null\_Allowed: yes

yes

#### 3.5.3.14 Toggle Flip Flop

#### MAME\_TABLE:

C\_Function\_Hame: cm\_d\_tff
Spice\_Hodel\_Hame: d\_tff

Description: "digital toggle flip flop"

#### PORT\_TABLE:

clk Port\_Name: "toggle input" "clock" Description: Direction: in in Default\_Type: d d [d] Allowed\_Types: [d] Vector: no no Vector\_Bounds: Mull\_Allowed: no

#### PORT\_TABLE:

Port\_Name: set reset

Description: "asynch. set" "asynch. reset"

Direction: in in

Default\_Type: d d

Allowed\_Types: [d] [d]

 Allowed\_Types:
 [d]
 [d]

 Vector:
 no
 no

 Vector\_Bounds:

 Bull\_Allowed:
 yes
 yes

## PORT\_TABLE:

Port\_Name: out Nout

Description: "data output" "inverted data output"

#### PARAMETER\_TABLE:

Parameter\_Name: clk\_delay set\_delay

Description: "delay from clk" "delay from set"

real real Data\_Type: Default\_Value: 1.04-9 1.0e-9 Limits: [1e-12 -] [1e-12 -] Vector: no no Vector\_Bounds: Mull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Hame: reset\_delay ic

Description: "delay from reset" "output initial state"

Data\_Type: real int 1.0e-9 Default\_Value: 0 Limits: [1e-12 -] [0 2] Vector: no no Vector\_Bounds: \_ Hull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: rise\_delay fall\_delay "fall delay" Description: "rise delay" Data\_Type: real real Default\_Value: 1.0e-9 1.0e-9 Limits: [1e-12 -] [1e-12 -] Vector: no no Vector\_Bounds: Mull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: t\_load clk\_load

Description: "toggle load value (F)" "clk load value (F)".

 Data\_Type:
 real
 real

 Default\_Value:
 1.0e-12
 1.0e-12

 Limits:

 Vector:
 no
 no

 Vector\_Bounds:

 Hull\_Allowed:
 yes
 yes

#### PARAMETER\_TABLE:

Parameter\_Name: set\_load reset\_load

Description: "set load value (F)" "reset load value (F)"

Data\_Type: real real
Default\_Value: 1.0e-12 1.0e-12

XSPICE Code Model Subsystem Interface Design Document

Vector\_Bounds:
Mull\_Allowed:

yes

yes

90

#### 3.5.3.15 Reset-Set Flip Flop

#### MAME\_TABLE:

C\_Function\_Wame: cm\_d\_srff
Spice\_Model\_Wame: d\_srff

Description: "digital set-reset flip flop"

#### PORT\_TABLE:

Port\_Name: "s input" "r input" Description: Direction: in in Default\_Type: đ d [d] [4] Allowed\_Types: Vector: no no Vector\_Bounds: Mull\_Allowed: no

#### PORT\_TABLE:

Port\_Name: clk

Description: "clock"

Direction: in

Default\_Type: d

Allowed\_Types: [d]

Vector: no

Vector\_Bounds: 
Hull\_Allowed: no

#### PORT\_TABLE:

Port\_Name: set reset

Description: "asynch. set" "asynch. reset"

Direction: in in

Default\_Type: d d

Default\_Type: d d
Allowed\_Types: [d] [d]
Vector: no no
Vector\_Bounds: - Eull\_Allowed: yes yes

#### PORT\_TABLE:

Port\_Name: out Nout

Description: "data output" "inverted data output"

## Interface Design Code Model Library

Direction:	out	out
Default_Type:	ď	đ
Allowed_Types:	[d]	[d]
Vector:	no	no
Vector_Bounds:	-	-
Hull_Allowed:	yes	yes

#### PARAMETER\_TABLE:

Parameter_Hame:	clk_delay	set_delay
Description:	"delay from clk"	"delay from set"
Data_Type:	real	real
Default_Value:	1.0e-9	1.0e-9
Limits:	[1e-12 -]	[1e-12 -]
Vector:	no	no
Vector_Bounds:	-	-
Null_Allowed:	yes	yes

#### PARAMETER\_TABLE:

Parameter_Wame: Description: Data_Type: Default_Value:	reset_delay "delay from reset" real 1.0e-9	int O
Limits:	[1e-12 -]	[0 2]
Vector:	no	no
Vector_Bounds:	-	-
Mull_Allowed:	Yes	<b>y</b> es
Mull_Allowed.	Jes	, 00

#### PARAMETER\_TABLE:

Parameter_Name:	rise_delay	fall_delay
Description:	"rise delay"	"fall delay"
Data_Type:	real	real
Default_Value:	1.0e-9	1.0e-9
Limits:	[1e-12 -]	[1e-12 -]
Vector:	no	no
Vector_Bounds:	-	-
Hull_Allowed:	yes	yes

#### PARAMETER\_TABLE:

Parameter_Name:	sr_load	clk_load
Description:	"s,r load values (F)"	"clk load value (F)"
Data_Type:	real	real
Default_Value:	1.0e-12	1.0e-12
Limits:	-	-
Vector:	no	no

# XSPICE Code Model Subsystem Interface Design Document

Vector\_Bounds:
Mull\_Allowed:

yes

yes.

PARAMETER\_TABLE:

Parameter\_Name:

set\_load

reset\_load

Description:

"set load value (F)"

"reset load value (F)"

Data\_Type:

real

real

Default\_Value: Limits: 1.0e-12

1.0e-12

Vector: Vector\_Bounds: no yes no yes

Wull\_Allowed:

#### 3.5.3.16 D Latch

#### MAME\_TABLE:

C\_Function\_Name:
Spice\_Model\_Name:

cm\_d\_dlatch
d\_dlatch

Description:

"digital d-type latch"

#### PORT\_TABLE:

enable data Port\_Name: "input data" "enable" Description: in in Direction: ď Default\_Type: [d] [d] Allowed\_Types: no Vector: no Vector\_Bounds: Mull\_Allowed: no no

#### PORT\_TABLE:

reset Port\_Name: set "asynch. set" "asynch. reset" Description: Direction: in Default\_Type: [d] Allowed\_Types: [d] Vector: no no Vector\_Bounds: Null\_Allowed: yes yes

#### PORT\_TABLE:

Nout out Port\_Name: "data output" "inverted data output" Description: out Direction: out ď Default\_Type: d [d] Allowed\_Types: [d] no Vector: no Vector\_Bounds: yes yes Mull\_Allowed:

#### PARAMETER\_TABLE:

Parameter\_Name: data\_delay

Description: "delay from data"

Data\_Type: real
Default\_Value: 1.0e-9
Limits: [1e-12 -]
Vector: no

Vector\_Bounds: Hull\_Allowed: yes

#### PARAMETER\_TABLE:

enable\_delay set\_delay Parameter\_Name: "delay from clk" "delay from set" Description: real real Data\_Type: Default\_Value: 1.0e-9 1.0e-9 [1e-12 -] [1e-12 -] Limits: Vector: no no Vector\_Bounds: Mull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: reset\_delay ic

Description: "delay from reset" "output initial state"

 Data\_Type:
 real
 int

 Default\_Value:
 1.0e-9
 0

 Limits:
 [1e-12 -]
 [0 2]

 Vector:
 no
 no

 Vector\_Bounds:

 Hull\_Allowed:
 yes
 yes

#### PARAMETER\_TABLE:

fall\_delay Parameter\_Name: rise\_delay Description: "rise delay" "fall delay" Data\_Type: real real 1.0e-9 1.0e-9 Default\_Value: [1e-12 -] [1e-12 -] Limits: Vector: no no

Vector\_Bounds: - - - Bull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: data\_load enable\_load

Description: "data load value (F)" "clk load value (F)"

 Data\_Type:
 real
 real

 Default\_Value:
 1.0e-12
 1.0e-12

## XSPICE Code Model Subsystem Interface Design Document

Vector\_Bounds: - - yes yes

PARAMETER\_TABLE:

Parameter\_Name: set\_load reset\_load

Description: "set load value (F)" "reset load value (F)"

Data\_Type: real real
Default\_Value: 1.0e-12 1.0e-12
Limits:

Vector: no no
Vector\_Bounds: - Eull\_Allowed: yes yes

#### 3.5.3.17 Set-Reset Latch

#### MAME\_TABLE:

C\_Function\_Name: cm\_d\_srlatch
Spice\_Model\_Name: d\_srlatch

Description: "digital sr-type latch"

#### PORT\_TABLE:

Port\_Name: Description: "s input" "r input" Direction: in in Default\_Type: đ Allowed\_Types: [d] [d] Vector: no no Vector\_Bounds: Mull\_Allowed: no no

#### PORT\_TABLE:

Port\_Name: enable
Description: "enable"
Direction: in
Default\_Type: d
Allowed\_Types: [d]
Vector: no
Vector\_Bounds: Wull\_Allowed: no

#### PORT\_TABLE:

Port\_Name: set reset

Description: "asynch. set" "asynch. reset"

Direction: in in

Default\_Type: d d

 Default\_Type:
 d
 d

 Allowed\_Types:
 [d]
 [d]

 Vector:
 no
 no

 Vector\_Bounds:

 Hull\_Allowed:
 yes
 yes

#### PORT\_TABLE:

Port\_Name: out Nout

Description: "data output" "inverted data output"

### XSPICE Code Model Subsystem Interface Design Document

Direction:	out	out
Default_Type:	đ	đ
Allowed_Types:	[4]	[4]
Vector:	no	no
Vector_Bounds:	-	-
Mull_Allowed:	yes	yes

#### PARAMETER\_TABLE:

Parameter\_Hame: sr\_delay

Description: "delay from s or r input change"

Hull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: enable\_delay set\_delay Description: "delay from clk" "delay from set" Data\_Type: real real Default\_Value: 1.0e-9 1.0e-9 Limits: [1e-12 -] [1e-12 -] Vector: no no Vector\_Bounds: yes Mull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: reset\_delay ic

Description: "delay from reset" "output initial state"

Data\_Type: real int Default\_Value: 1.0e-9 Limits: [1e-12 -] [0 2] Vector: no no Vector\_Bounds: \_ Mull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: rise\_delay fall\_delay

Description: "rise delay" "fall delay"

Data\_Type: real real

Default\_Value: 1.0e-9 1.0e-9

Limits: [1e-12 -] [1e-12 -]

Vector: no no

## XSPICE Code Model Subsystem Interface Design Document

PARAMETER\_TABLE:

Parameter\_Name: sr\_load enable\_load

Description: "s & r load values (F)" "clk load value (F)"

 Data\_Type:
 real
 real

 Default\_Value:
 1.0e-12
 1.0e-12

 Limits:

 Vector:
 no
 no

Vector\_Bounds: - - Yes

Mull\_Allowed: yes yes

PARAMETER\_TABLE:

Parameter\_Name: set\_load reset\_load

Description: "set load value (F)" "reset load value (F)"

Data\_Type: real real
Default\_Value: 1.0e-12 1.0e-12

Limits: - - no no Vector\_Bounds: - -

Hull\_Allowed: yes yes

#### 3.5.3.18 State Machine

#### MAME\_TABLE:

C\_Function\_Name:
Spice\_Model\_Name:

cm\_d\_state
d\_state

Description:

"digital state machine"

\_\_\_\_

PORT\_TABLE:

Port\_Name: in clk "input" "clock" Description: Direction: in in Default\_Type: [d] Allowed\_Types: [d] Vector: yes no Vector\_Bounds: Hull\_Allowed: no yes

PORT\_TABLE:

Port\_Name: reset out Description: "reset" "output" Direction: in out Default\_Type: ď ď Allowed\_Types: [d]
Vector: no [d] yes Vector\_Bounds: [1 -] -Null\_Allowed: yes no

#### PARAMETER\_TABLE:

Parameter\_Wame: clk\_delay reset\_delay

Description: "delay from CLK" "delay from reset"

#### PARAMETER\_TABLE:

Parameter\_Name: state\_file

Description: "state transition specification file name"
Data\_Type: string

Default\_Value: "state.txt"

Limits: Vector: no Vector\_Bounds: Mull\_Allowed: no

#### PARAMETER\_TABLE:

Parameter\_Name: reset\_state

"default state on RESET & at DC" int Description:

Data\_Type: Default\_Value: Limits: Vector: no Vector\_Bounds: no Mull\_Allowed:

#### PARAMETER\_TABLE:

Parameter\_Name: input\_load

"input loading capacitance (F)" Description:

Data\_Type: real Default\_Value: 1.0e-12 Limits: Vector: no

Vector\_Bounds: Mull\_Allowed: no

#### PARAMETER\_TABLE:

clk\_load Parameter\_Name:

Description: "clock loading capacitance (F)"

Data\_Type: real Default\_Value: 1.0e-12

Limits: Vector: no Vector\_Bounds: Mull\_Allowed: no

## Interface Design Code Model Library

#### PARAMETER\_TABLE:

reset\_load Parameter\_Name:

Description: "reset loading capacitance (F)"
Data\_Type: real

Default\_Value: 1.0e-12

Limits:

no Vector: Vector\_Bounds: Hull\_Allowed: no

# 3.5.3.19 Frequency Divider

#### MAME\_TABLE:

cm\_d\_fdiv C\_Function\_Name: Spice\_Model\_Hame: d\_fdiv

"digital frequency divider" Description:

#### PORT\_TABLE:

Port\_Name:

freq\_in freq\_out
"frequency input" "frequency output" Description:

out Direction: in Allowed\_Types: [d]
Vector: [d] no Vector\_Bounds: Wull\_Allowed: no no

#### PARAMETER\_TABLE:

high\_cycles Parameter\_Name: div\_factor

Description: "divide factor" "number of high clock cycles"

int Data\_Type: int Default\_Value: 2 [1 -] Limits: [1 -] Vector: no no Vector\_Bounds: Hull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Name: i\_count

"output initial count value" Description:

int Data\_Type: Default\_Value: [0 -] Limits: Vector: no Vector\_Bounds: Bull\_Allowed: yes Vector\_Bounds:

#### PARAMETER\_TABLE:

fall\_delay Parameter\_Hame: rise\_delay fall\_uell,
"fall delay" "rise delay" Description:

real Data\_Type: real

# XSPICE Code Model Subsystem Interface Design Document

# Interface Design Code Model Library

Default\_Value: 1.0e-9 1.0e-9 Limits: [1e-12 -] [1e-12 -]

Vector: no no
Vector\_Bounds: 
Eull\_Allowed: yes yes

#### PARAMETER\_TABLE:

Parameter\_Hame: freq\_in\_load

Description: "freq\_in load value (F)"
Data\_Type: real

Data\_Type: real
Default\_Value: 1.0e-12
Limits: -

Limits: Vector: no
Vector\_Bounds: Hull\_Allowed: yes

#### 3.5.3.20 RAM

#### MAME\_TABLE:

C\_Function\_Hame: cm\_d\_ram Spice\_Hodel\_Hame: d\_ram

Description: "digital random-access memory"

#### PORT\_TABLE:

Port\_Name: data\_in data\_out

Description: "data input line(s)" "data output line(s)"

 Direction:
 in
 out

 Default\_Type:
 d
 d

 Allowed\_Types:
 [d]
 [d]

 Vector:
 yes
 yes

 Vector\_Bounds:
 [i -]
 [1 -]

 Null\_Allowed:
 no
 no

#### PORT\_TABLE:

Port\_Name: address write\_en Description: "address input line(s)" "write enable" Direction: in in Default\_Type: đ [d] Allowed\_Types: [d] Vector: no yes Vector\_Bounds: [1 -]

no

#### PORT\_TABLE:

Mull\_Allowed:

Port\_Name: select

Description: "chip select line(s)"

no

Direction: in
Default\_Type: d
Allowed\_Types: [d]
Vector: yes
Vector\_Bounds: [i 16]
Hull\_Allowed: no

#### PARAMETER\_TABLE:

Parameter\_Name: select\_value

Description: "decimal active value for select line comparison"

# Interface Design Code Model Library

# XSPICE Code Model Subsystem Interface Design Document

Data\_Type: int Default\_Value: 1

Limits: [0 32767]

Vector: no
Vector\_Bounds: Bull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: ic

Description: "initial bit state € DC"

Data\_Type: int
Default\_Value: 2
Limits: [0 2]
Vector: no
Vector\_Bounds: Bull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: read\_delay

Description: "read delay from address/select/write\_en active"

Data\_Type: real
Default\_Value: 100.0e-9
Limits: [1e-12 -]

Vector: no
Vector\_Bounds: Bull\_Allowed: yes

#### PARAMETER\_TABLE:

Parameter\_Name: data\_load address\_load

Description: "data\_in load value (F)" "address line load value (F)"

 Data\_Type:
 real
 real

 Default\_Value:
 1.0e-12
 1.0e-12

 Limits:

 Vector:
 no
 no

 Vector Bounds:

#### PARAMETER\_TABLE:

Parameter\_Name: select\_load enable\_load

Description: "select load value (F)" "enable line load value (F)"

Data\_Type: real real
Default\_Value: 1.0e-12 1.0e-12

 XSPICE Code Model Subsystem Interface Design Document

Interface Design Code Model Library

Vector\_Bounds: Mull\_Allowed:

yes

yes

# XSPICE Code Model Subsystem Interface Design Document

# Interface Design Code Model Library

### 3.5.3.21 Digital Source

#### HAME\_TABLE:

C\_Function\_Hame: cm\_d\_source
Spice\_Model\_Hame: d\_source
Description: "digital signal source"

#### PORT\_TABLE:

out "output" Port\_Name: Description: Direction: out Allowed\_Types: [d]
Vector: [d] yes Vector\_Bounds: Mull\_Allowed: no

#### PARAMETER\_TABLE:

Parameter\_Name: input\_file

Description: "digital input vector filename"
Data\_Type: string
Default\_Value: "source.txt"

Limits: Vector:
Vector\_Bounds: no Vector:

#### PARAMETER\_TABLE:

Parameter\_Name: input\_load

Description: "input loading capacitance (F)"

real Data\_Type: Default\_Value: 1.0e-12

Limits: Vector: no Vector\_Bounds: Mull\_Allowed: no

### 3.6 User-Defined Node Library

The following two predefined user-defined node types are included in the User-Defined Node Library.

real int

Unlike the code models described above, there is no Interface Specification file associated with user-defined nodes. Instead, a structure of type 'Evt\_Udn\_Info\_t' is placed at the bottom of the User-Defined Node Definition file by the utility 'mkudndir' when a user-defined node directory is created. This structure contains the type name for the node, a description string, and pointers to each of the functions that define the node.

The following subsections give the definition of the 'Evt\_Udn\_Info\_t' structure associated with the 'real' and 'int' node types. The functions that define each of these user-defined nodes are documented in the Software Design Document for the XSPICE Code Model Subsystem of the Automatic Test Equipment Software Support Environment (ATESSE).

#### 3.6.1 Real

```
Evt_Udn_Info_t udn_real_info =
    "real",
    "real valued data",

    udn_real_create,
    udn_real_dismantle,
    udn_real_initialize,
    udn_real_invert,
    udn_real_copy,
    udn_real_copy,
    udn_real_resolve,
    udn_real_plot_val,
    udn_real_print_val,
    udn_real_ipc_val
;
```

# 3.6.2 Int

;

```
"int",
"integer valued data",

udn_int_create,
udn_int_dismantle,
udn_int_initialize,
udn_int_invert,
udn_int_copy,
udn_int_resolve,
udn_int_compare,
udn_int_plot_val,
udn_int_print_val,
udn_int_ipc_val
```

# 4 Notes

# 4.1 Glossary

ATESSE	Automatic Test Equipment Software Support Environment. An integrated set of software tools designed to aid in development of programs for testing mixed-mode (analog/digital) printed circuit cards.
C	A programming language developed in the early 70's at Bell Labs. It is the standard programming language used for system development on Unix machines.
Code Model Library	The set of code models supplied with the XSPICE simulator.
Code Model Preprocessor	A code model development tool that assists in adding new code models to the XSPICE simulator. It is automatically run by 'make' to convert user-written files into C language source files that are compiled and linked with the simulator.
Code Model Toolkit	A set of tools that assist in adding new code models to the XSPICE simulator.
Interprocess Communication	Communication between two separate programs running simultaneously on one or more computers.
Make	A UNIX software development tool that automates the compilation and linking of a program.
Makefile	A file that instructs the UNIX make utility how to compile and link a program.

Notes Glossary XSPICE Code Model Subsystem Interface Design Document

malloc

A standard C library function for dynamically allocating

memory in a program.

Model Directory Generator A code model development tool that assists in adding new code models to the XSPICE simulator. It creates a directory

in which a code model will be created.

Simulator Directory Generator A code model development tool that assists in adding new code models to the XSPICE simulator. It creates a directory in which a copy of the simulator will be built.

SPICE

An analog simulation program developed at the University of

California at Berkeley.

User-Defined Node Directory

Directory Generator A development tool that assists in adding new user-defined nodes to the XSPICE simulator. It creates a directory in which a new node type will be created.

User-Defined Node Library The set of user-defined node types supplied with the XSPICE simulator.

# XSPICE Code Model Subsystem Interface Design Document

# 4.2 Acronyms

ANSI American National Standards Institute

ATE Automatic Test Equipment

ATESSE Automatic Test Equipment Software Support Environment

CDRL Contract Deliverable Requirement List

CSCI Computer Software Configuration Item

IFS Interface Specification File

IPC Interprocess Communication

PUI Project Unique Identifier

PWL Piecewise-Linear

SPICE Simulation Program with Integrated Circuit Emphasis

UDN User-Defined Node

XSPICE Extended SPICE

# 4.3 Project Unique Identifiers

This section lists the Project Unique Identifiers (PUI) referred to in this document.

	-									
CM-SI-IN	Interface bet	ween	the	Cod	le :	Model	(CM)	Subsystem	and	the
O111 D1 11 1		_	_			(01)				

ATESSE Simulator Interface (SI).

CM-SI-OUT Interface between the Code Model (CM) Subsystem and the

ATESSE Simulator Interface (SI).

SIM-CM-IN Interface between the Simulator (SIM) and the Code Model

Subsystem (CM). This interface is defined in the Interface

Design Document for the Simulator of the ATESSE.