Makefiles

What?

- text files named Makefile that have rules
- used with make command

Why?

- convenience specifies how to build a program
- efficiency only builds what's necessary based on last mod dates and rules

Rules have target (filename), dependency file list, list of commands to build the file

```
<target>: <files the target depends on>
<tab><command(s) for making target> #must use tab (not spaces)
```

Example

```
#comment start with # and go to the end of line
#simplified p3 Makefile
align: align.o heapAlloc.o
                                      #Rule 1: how to make align EOF
     gcc align.o heapAlloc.o -o align
                                      #Rule 2: how to make align o ROF
align.o: align.c
     gcc -c align.c
                                          #Rule 3: how to make heapAlloc.o ROF
heapAlloc.o: heapAlloc.c heapAlloc.h
     gcc -c heapAlloc.c
                                      #Rule 4: remove OFs to build EOF from scrtch
clean:
                                         can have multiple commands per rule
     rm *.o
     rm align
```

Examples showing order commands are executed based on dependency files

```
$1s
```

```
align.c Makefile heapAlloc.c heapAlloc.h
$make
gcc -c align.c
gcc -c heapAlloc.c
gcc align.o heapAlloc.o -o align
$1s
align align.c align.o Makefile heapAlloc.c heapAlloc.h heapAlloc.o
$rm heapAlloc.o
rm: remove regular file 'heapAlloc.o'? y
$make
gcc -c heapAlloc.c
gcc align.o heapAlloc.o -o align
$make heapAlloc.o
make: 'heapAlloc.o' is up to date.
$make clean
rm *.o
rm align
$1s
align.c Makefile heapAlloc.c heapAlloc.h
```