

M3733

High Definition Smart Hybrid OTT Processor High Definition Smart Hybrid DVB-C SOC Processor

Preliminary Datasheet

Version 1.3 September 2, 2015

This document contains confidential proprietary information that is solely for authorized personnel. It is not to be disclosed to any unauthorized person without prior written consent of ALi Corporation.

ALi Corporation



ALi Corporation makes no representations or warranties with respect to the accuracy or completeness of the contents of this document. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property right is granted by this document.

ALi Corporation also reserves the right to make changes to these specifications and product description at any time without notice. Contact your local sales office to obtain the latest specifications before placing your order.

Third-party brands and name mentioned in this publication are for identification purpose only and may be the property of their respective owners.

Dolby, Dolby Digital, ProLogic II are trademarks of Dolby Laboratories, Inc.

Supply of this Implementation of Dolby technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of Dolby Laboratories, to use this Implementation in any finished end-user or ready-to-use final product. It is hereby notified that a license for such use is required from Dolby Laboratories.

Copyright © ALi Corporation. All rights reserved.



Revision History

Version	Date	Revision					
1.0	2014/01/21	First Release					
1.1	2014/06/25	Update features (Ch. 1) and DC characteristics (Ch. 5)					
1.2	2015/07/13	Add TS output & MVC (Ch.1 & Ch. 2)					
1.3	2015/09/02	Update Video DAC dual inputs feature (section 1.1, page 4)					



CONTENT

1. IIII Ouucioii	
1.1 Features	
2. System Block Diagrams	
2.1 Architecture Block Diagram	5
2.2 Application Diagram	6
3. Pin Configuration	7
4. Signal Description	
5. DC Characteristics	
6. AC Characteristics	
6.1 Power up Timing Requirement	
7. Package Information	
8. Order Information	
o. Order information	20
FIGURES	
FIGURES	
FIGURE 2-1. M3733 BLOCK DIAGRAM	
FIGURE 2-2. M3733 APPLICATION DIAGRAM	
FIGURE 6-1. POWER UP AND POWER DOWN SEQUENCE	20
TABLES	
TABLE 3-1. PIN ARRANGEMENT	-
TABLE 3-1. PIN ARRANGEMENT	
TABLE 3-2. PINS LISTED IN NOMERIC ORDER	
TABLE 4-1. DDR3 3DRAM INTERFACE	19
TABLE 4-3. DDR2/3 SDRAM POWER/GROUND	
TABLE 4-4. SERIAL FLASH INTERFACE	
TABLE 4-5. AUDIO I2S OUT INTERFACE	
Table 4-6. Serial Communication Bus Interface (1)	
Table 4-7. Serial Communication Bus Interface, total 2 sets	
TABLE 4-8. CONSUMER IR RX INTERFACE	
TABLE 4-9. RS-232 UART, TOTAL 1 SET	14
TABLE 4-10. ISO7816 INTERFACE, TOTAL 2 SETS	14
Table 4-11. EJTAG Interface (5)	
TABLE 4-12. EXTERNAL TS STREAM INTERFACE	
TABLE 4-13. EXTERNAL SERIAL TS STREAM INTERFACE (5), TOTAL 4 SETS	15
TABLE 4-14. MPEG SPI OUTPUT INTERFACE	
TABLE 4-15. MPEG SSI OUTPUT INTERFACE	
TABLE 4-16. RMII INTERFACE	
TABLE 4-17. NAND FLASH INTERFACE	
TABLE 4-18. SYSTEM INTERFACE (3)	
TABLE 4-19. USB2.0 CONTROLLER	
TABLE 4-20. POWER/GROUND (4)	
Table 4-21. General Purpose IO (7)	
TABLE 4-23. AUDIO DAC	
TABLE 4-23. AUDIO DAC	
TABLE 4-25. PLL	
TABLE 4-23. FLLTABLE 4-26. HDMI PHY INTERFACE, EDDC FUNCTION IMPLEMENTED BY I2C	17
Table 5-1. DC Characteristics	
Table 5-2. DC Characteristics under 60°C	19
TABLE 6-1. POWER UP AND POWER DOWN SEQUENCE PARAMETERS	



1. Introduction

M3733 is a high performance, low power SOC for high definition hybrid OTT box, IPTV or dongle solutions. It has a dual core Cortex A9 processor, dedicated audio processor, advanced OpenGL ES 3D graphic engine, 32bit DDR3 controller, UHD 4K display engine, ALi ASE 3.0 encryption engine, DVB-C QAM annex a/b/c demodulator, four USB 2.0 host/device ports, multi-format high definition video decoder including MPEG1/2/4/H.264/VC-1/AVS+/VP8 decoding, 3D video with H.264 MVC, H.264 encoder, TV encoder and HDMI transmitter with 3D over HDMI, 48bit deep color and 4Kx2K resolution and provides one 10/100M Ethernet port with MAC and PHY or one Gbit MAC Ethernet solution.

1.1 Features

General Features

- Targeted for High Definition Smart Cable+IP hybrid OTT/STB and IPTV solutions
- 3.3V, 1.8V, 1.5V and two core power supplies

Application Processor Features

- ARM Cortex A9 Dual core
- L1 Cache with I32KB/D32KB
- L2 Cache 512KB
- NEON/vFPU supported
- Jazelle acceleration
- Built-in Interrupt Controller and timer
- Supports DVFS for power saving
- Supports ARM JTAG debugging

Security Processor Features

- RISC CPU with 32-bit bus architecture for security processing
- Internal operating frequency up to 594MHz
- Performance up to 712 DMIPS
- Built-in L1 I-cache 8K bytes, D-cache 16K bytes
- Supports JTAG for debugging

Audio Processor Features

- RISC CPU with 32-bit bus architecture
- Internal operating frequency up to 594MHz
- Performance up to 712 DMIPS
- I-cache 8K bytes, D-cache 16K bytes, two-way set-associate
- Supports JTAG for debugging

Advanced HW Security Features

- Embeds Boot ROM for Secure Boot
- Embeds OTP memory for Secret Key & ID
- Supports OTP Obfuscation for Secret Keys inside OTP
- Embeds TRNG
- Embeds SHA-1/SHA-224/SHA-256/SHA-384/SHA-512 hash engine
- Embeds Crystal Clock Speed Detector
- Embeds Voltage Level Detector
- Supports EJTAG debug interface password protection or permanently disabled
- Supports DRAM scramble
- Supports FLASH content encryption including Boot Loader code
- Supports Key Ladders
- Supports DES/3DES/AES/CSA1.1/CSA2.0/CSA3.0/Multi2/GOST/M6 Descrambler

Memory and Bus Interfaces

- 16/32-bit DDR3/DDR2 DRAM interfaces
- Dram frequency up to 1600Mhz
- Supports DRAM Size: 64MB to 2GB
- Supports Dual Channel DRAM Controller in 32-bit mode
- Supports S-FLASH size : 512KB to 32MB
- Supports S-FLASH speed up to 50M @ 1/2/4 bit

Peripherals

- 2 RS-232 serial interfaces
- 4 I2C interfaces, all supporting master, slave mode and EDDC function
- 1 IR receiver interface, 1 IR transmitter (shared with GPIO)



- Multi-bit GPIO without de-bounce
- 2 watch dog timers to prevent system lock

Transport Stream Interface

- Transport stream input @135Mbps in serial mode
- Transport stream input @400Mbps in parallel mode
- Transport stream input @270Mbps in ALi SSI mode
- 1 parallel TS input port
- 4 SSI or ALI SSI ports, shared with parallel TS port
- SSI/SPI output shared with SSI/SPI input

DEMUX

- Supports 4 sets of DEMUX
- Supports max 50 MB/s TS input
- HW auto-detect PCR packet
- 16 bit x 96 channels per filter
- Unite DMA buffer mode

CI

■ Supports DVB CI/CI+ Common Interface

QAM

- Supports ETSI 300-429 Specification and ITU-T J83 Annex A, Annex B, Annex C
- Supports 16-QAM, 32-QAM, 64-QAM, 128-QAM and 256-QAM Constellations
- High Performance integrated 10-bit ADC suitable for High IF or Low IF architecture
- Supports variable symbol rate, for QAM from 1.5M to 7.0M baud-rate
- Embeds PDM AGC control loop
- Full Digital Timing recovery and carrier recovery
- Enhanced Blind Equalizer against long and strong echoes
- Robust FSM supporting timing offset and carrier offset auto-sweep function
- Fast and blind acquisition of all symbol rates and QAM Modulation Modes
- Signal quality indicator and signal strength(RF Level), SNR/BER/constellation/lock status indication
- MPEG2 transport stream output (parallel/serial interface supported)

PMU

- Supports Real Time Clock
- Supports IR/KEY/CEC standby/resume
- Supports on schedule resume
- Supports DRAM retention standby mode
- Supports System Deep Standby mode compliant with Euro Green Power Standard
- Supports embedded MCU for flexible standby mode functions

Conditional Access Interface

- 2 sets of dedicated ISO7816 smart-card reader interfaces
- ISO7816-1/2/3(Transport Protocol) compatible smart card interface
- Supports T=0, T=1 and T=14 transmission protocols
- Supports PTS (protocol type selection) procedure
- Power on sequence generation
- Programmable baud rate generating different frequencies
- Auto error signal generation on parity error detection in receive mode
- Card detection and power enable polarity selectable

Scatter/Gather DMA

- 2 sets of Scatter/Gather DMA Interfaces
- Start Code search function

Video Decoder

- ISO/IEC 11172-2 MPEG1
- ISO/IEC 13818-2 MPEG2 MP@HL
- ISO/IEC 14496 MPEG4 compliant supporting SP@L3 to ASP@L5
- H.263 (short Header)
- Xvid
- ISO/IEC 14496-10 AVC high profile@level 4.1 main profile@level 4.1
- ISO/IEC 14496-10 AVC Baseline profile@level 4.1
- MVC stereo high profile @ level 4.1
- VC-1 (Simple/Main/Advance profile, level 0~3) video decoder
- VP8 Simple/Enhance profile video decoder
- AVS Jizhun profile up to level 6.0

2



- AVS+
- All decoders support 2x speed
- Supports fundamental Dview function 1, 1/2, 1/4, 1/8
- Out-loop de-blocking

Display Engine

- Up to 2 video planes and 2 graphic planes (BG + Main video + Auxiliary video + Graphic 1 + Graphic 2)
- High quality scaling for UHD 4K, HD and SD outputs
- Built-in video enhancements
- High quality motion adaptive and EPEC (edge preserve and edge compensation) de-interlace
- Highly efficient solution for dual outputs applications
- Up to 32bit aRGB true color and CLUT graphic planes input
- High quality scaling with EP(edge preserve) for both graphic planes
- Advanced algorithms of anti-flicker for both graphic planes

Video Encoder

■ ISO/IEC 14496-10 AVC high profile@level 4.1 main profile@level 4.1

3D GPU

- Mali-400 dual PP and up to 600 Mpixels/s
- Fully supports OpenGL ES 1.1/2.0 and OpenVG 1.1 API
- Integrates MMU based on standard ARM MMU
- Independent GPU power management and power on/off function
- Fully optimized production quality software drivers for Linux and Android

Audio Decoder

- MPEG-1/2 Layer I/II
- AAC/HEAAC v1/v2
- OGG
- ALAC
- FLAC
- APE

Programmable HW Audio Codec Engine

- Supports IMDCT and SBR module in MS11 spec or other complex audio applications
- Supports DMA mode to access DRAM

HW Audio Engine

- One I2S output supporting internal/external DAC for playing audio
- One I2S input supporting external CODEC for recording audio or microphone in
- Supports S/PDIF output
- Supports DDPLUS S/PDIF output (out to HDMI directly in chip core)
- Supports one PCM(also can be programmed to I2S) input and output for VOIP
- One embedded Audio DAC for stereo outputs supporting 8-192kHz sample rate
- EQ, 4 bands EQ for all channels except center and subwoofer channel
- Volume control, supporting 1/256 step from mute to max volume control
- Fade In/Out for preventing pop noise
- H/W AV sync supported by PTS (Presentation Time Stamp) and SCR(System Clock Reference) check

Network

- Gb Ethernet MAC supports Reduced GMII interface
- Full Duplex/Half Duplex capability for 10M/100M MAC
- Full Duplex capability for Gb MAC
- Supports IEEE 802.3x full Duplex Flow Control
- Supports IEEE 802.1Q VLAN tagging(Tagged MAC frame)
- Supports wake-on-LAN remote wake-up
- Integrates two large independent transmit (2KB) and receive (16KB) FIFO devices
- Supports a 28-bit general-purpose timer with the MAC clock as the clock source to generate timer-interrupt

3

- Supports TCP/UDP Checksum for Transmitter and Receiver
- Supports Individual IPv4/IPv6 Check Sum Format
- Separated RX COE & TX COE Function
- Supports Back pressure Flow Control in half-duplex Mode
- Supports 9Kbyte Jumbo Frame Receiver
- Supports Interrupt Coalescence for Receiver
- Supports Scatter/Gather I/O Function for Linux OS
- Supports TSO Function for Linux OS



- Supports UFO Function for Linux OS
- Supports 65536 TX Descriptors and 65536 Rx Descriptors maximum
- RX Supports Remove VLAN TAG Function
- TX Supports Insert VLAN TAG Function

10/100M Ethernet PHY

- Fully compliant with the IEEE 802.3 / 802.3u 10BASE-T, 100BASE-TX
- Interface available to 100Base-FX Fiber-PMD (transceiver), compliant with TP-PMD standard: ANSI X3.263-1995, compliant with FDDI-PMD standard: ISO/IEC 9314-3: 1990 and ANSI X3.166-1990
- Supports RMII / MII interface to the MAC controller
- Serial management interface compliant with IEEE 802.3u
- Supports Full-Duplex or Half-Duplex Operation
- Supports Auto-Negotiation/Parallel Detection function compliant with IEEE 802.3u, and manual configuration is also supported
- Automatic Polarity Correction
- Supports auto MDI/MDIX crossover function for 10BASE-T / 100BASE-TX
- Supports Power Down / Power reduced work Mode
- High performance baseline wander correction (BLW) Circuit
- High Performance Digital Clock recovery algorithm
- High performance Digital Blind Equalizer for ISI mitigation
- LED Driver for Link, Activity, Duplex, Collision, and Speed Status
- Supports 803.2az standard-2010 (EEE)

NAND Flash

- Supports ECC Types: no ECC, CRC16/512B, 1bit/512B ECC, 16bit/1024B ECC, 24bit/1024B ECC, 40bit/1024B ECC, 48bit/1024B ECC, 60bit/1024B ECC
- Supports NF Interface Types: Legacy(Asynchronous), Toggle and Synchronous, 8bit data bus access

HDMI

- Fully compliant with HDMI specification
- Supports 3D display over HDMI
- Supports Deep Color up to 16bits
- Supports xvYCC
- Supports resolutions SDTV, HDTV, and VGA
- Scalable bandwidth: 25–297 Mega pixels per second (Mpps)
- Programmable clock, data timing (deskew)
- Supports hot plug detection
- Power down mode
- High bandwidth supporting HDTV formats including 4K, 1080p, 1080i and 720p

Video DAC

- 4 x 10bit DAC for SD/HD dual outputs, not including OSD separate display function
- Analog HD output YPbPr or RGB, RGsB, RGBHV
- Analog SD output YCbCr, YC or CVBS

USB

- Two sets of USB 2.0 host controllers compatible with EHCI/OHCI
- Supports USB specification revision 2.0 High-Speed (HS)/ Full-Speed (FS)/ Low-Speed (LS) compliant with on-chip USB transceiver
- Supports up to 4 host ports or 2 host ports + 1 device port
- Supports configurable HS/FS mode on device port
- Supports 5-layer hub device extension
- Supports USB suspend/resume/remote wakeup protocol
- Supports power-down/power-up control to reduce power consumption

SDIO

- Supports SD/SDIO cards
- Supports eMMC and MMC cards
- Supports PIO interface for DATA read/write
- Supports DMA interface for DATA read/write
- Supports half-duplex serial and parallel data transfer for SD/SDIO cards, i.e. 1 bit, 4 bits
- Supports half-duplex serial and parallel data transfer for eMMC/MMC cards, i.e. 1 bit, 4 bits, 8 bits

Package

■ FBGA 462 balls



2. System Block Diagrams

2.1 Architecture Block Diagram




Figure 2-1. M3733 Block Diagram



2.2 Application Diagram




Figure 2-2. M3733 Application Diagram



3. Pin Configuration

Table 3-1. Pin Arrangement

	1	2	3	4	5	6	7	8	9	10	3-1.	111 A 12	11 a119	14	1 L 15	16	17	18	19	20	21	22	23
A [·]	1 DP[1]	A2 XDM[1]	A3 XDM[0]	A4 XENET_T XN	A5 XENET_R XN	A6 TMDSDAT AN[2]	A7 TMDSDAT AN[1]	A8 TMDSDAT AN[0]	A9 TMDSCLK	A10 XGPIO[4]	A11 XSCL_3/M CU_DOCD _DATAO		A13 XVDAC_O UT3		A15 XSDA_1/X PCM_PC M_DO/AU D_XEJ_T DI		A17 XSCL_2/X UART2_R X		A19 XRXADC_I P		A21 XPMU_VS SIO	A22 XP_X27IN	A23 XPMU_VD DIO
B [.]	1 DP[2]	B2 XDM[2]	B3 XDP[0]	B4 XENET_T XP	B5 XENET_R XP	B6 TMDSDAT AP[2]	B7 TMDSDAT AP[1]	B8 TMDSDAT AP[0]	B9 TMDSCLK P	B10 XGPIO[5]	B11 XSDA_3/ MCU_DO CD_DATA	B12 XVDAC_O UT1	XVDAC_O UT4	B14 XADAC_O L_P	XGPIO_P		XSDA_2/X UART2_T	B18 XIF_AGC_ PDM/XSC 1_DATA/A LISSI4_DA TA1	B19 XRXADC_I N	B20 XPMU_GP IO[7]/AUD _I2SO_BC K/ALISSI4 _CLK	B21 XP_X270 UT	B22 XIR_RX	B23 XTSPI_DA TA[0]/ALI SSI2_DAT A1/QAM_ SPI_DATA [0]
C [.]	1 DP[3]	C2 XDM[3]	C3 XRGMII_ MDIO	C4 XENET_V SSA1	C5 XENET_P LL_VSSA	C6 XHDMI_G D	C7 XHDMI_G D	C8 XHDMI_G D	C9 XHDMI_G D	C10 XHDMI_D DCCEC	C11 XCEC	C12 XVDAC_O UT2	C13 XGPIO_12 7/XTUN_A GC_PDM/ XIR_TX/A UD_XEJ_ TRST/TV ENC_VSY NC	C14 XADAC_O R_P	C15 XSCL_1/X PCM_RCK /AUD_XEJ _TMS	C16 XSPDIF/M CU_DOCD _CLK	C17 XUART_R X	C18 XRXADC_ AVS	C19 XPMU_GP IO[8]/ALIS SI4_DATA 0	C20 XPMU_GP IO[6]/XSC 1_PRESJ/ AUD_I2SO _LRCLK/A LISSI4_VA LID	C21 XTSPI_DA TA[1]/ALI SSI2_DAT A0/QAM_ SPI_DATA [1]	C22 XTSPI_DA TA[3]/ALI SSI2_VALI D/QAM_S PI_DATA[3]	C23 XTSPI_DA TA[2]/ALI SSI2_CLK /QAM_SPI _DATA[2]
		D2 XRGMII_T XD[3]	D3 XRGMII_ MDC	D4 XRGMII_T XD[2]	D5 XAVDDUS BTX	D6 XENET_V DDA1	D7 XENET_P LL_VDCO RE	D8 XVDDIO	D9 XHDMI_G D	D10 XGPIO[6]	D11 XHDMI_V P	D12 XVDDIO	D13 XVSSCOR E	XVDAC_V	D15 XADAC_V REF	D16 XVDD_AD AC_3	D17 XRXADC_ DVS	XRXADC_	D19 XMPLLAV DD	D20 XRXPLLA VDD	XTSPI_DA TA[4]/ALI SSI2_SYN C/QAM_S	SSI2_ERR	
E:	1 RGMII_T _CTL	E2 XRGMII_R XC	E3 XRGMII_T XC	E4 XRGMII_T XD[0]	E5 XAVDDUS BTX	E6 XRREF	E7 XENET_R EXTA	E8 XVDDIO		E10 XHDMI_A VDD33	E11 XHDMI_V P	E12 XVDDIO	XVDDCO	XVDAC_V	E15 XVSS_AD AC_3	E16 XEJ_TMS/ TVENC_V SYNC/ALI SSI_SYNC /QAM_SSI _SYNC	E17 XVSSCOR E	E18 XRXADC_	E19 XPMU_GP IO[5]/XSC 1_RST/AU D_I2SI_B CK/ALISSI _DATA1	E20 XRXPLLA	TA[6]/ALI SSI3_DAT A1/QAM_ SPI_DATA	M_SPI_CL K/QAM_S	SSI3_DAT A0/QAM_ SPI_DATA
		F2 XPHY_INT	F3 XRGMII_R EF_CLK	F4 XRGMII_R XD[0]	F5 XRGMII_T XD[1]	F6 XAVSSUS BTX	F7 XAVSSUS BTX	F8 XVDDIO	F9 XGPIO[1]/ XSPDIF/M CU_UART _TXD	XHDMI_R	F11 XVSSIO	F12 XEJ_SEL ECT/TVE NC_HSYN C/ALISSI_ DATA1	F13 XHDMI_H PD	F14 XEJ_TDI/ AUD_I2SO _SDATA2/ ALISSI_C LK/QAM_ SSI_CLK	F15 XEJ_TDO/ AUD_I2SO _SDATA1/ ALISSI_V ALID/QAM _SSI_VALI D	AM_SSI_E	F17 XUART_T X	F18 XPMU_GP IO[4]/AUD _12SI_LRC LK/ALISSI _DATA0/Q AM_SSI_D ATA[0]	F19 XPMU_GP IO[3]/AUD _I2SI_DAT A/ALISSI_ CLK/QAM _SSI_CLK	F20 XTSPI_VA LID/ALISS I3_VALID/ QAM_SPI _VALID/Q AM_SSI_V ALID	F21 XTSPI_ER ROR/ALIS SI3_ERRO R/QAM_S PI_ERRO R/QAM_S SI_ERRO R	F22 XTSPI_SY NC/ALISSI 3_SYNC/ QAM_SPI _SYNC/Q AM_SSI_S YNC	
G X	1 SRASJ	G2 XSCASJ	G3 XVSSPST		G5 XRGMII_R X_CTL	G6 XGPIO[2]/ DIGITAL_ PLL_FOU T2/MCU_ UART_RX DI				G10 XVDDIO	G11 XVDDIO	G12 XVSSIO	G13 XVSSIO	G14 XEJ_TRS T/AUD_I2 SO_SDAT A3/ALISSI _DATA0/Q AM_SSI_D ATA[0]				XPMU_GP	G19 XPMU_GP IO[1]/XUA RT2_RX/T VENC_HS YNC/ALIS SI_SYNC/ QAM_SSI _SYNC	G20 XPMU_GP IO[0]/XUA RT2_TX/A LISSI_ER ROR/QAM _SSI_ERR OR	G21 XPCM_RF S/AUD_I2 SO_SDAT A2/AUD_I 2SO_LRC LK_2/ALIS SI3_DATA 0	AUD_I2SO _BCK_2/A LISSI3_DA	G23 XGPIO[0]/ XSC1_PO WENJ/AU D_I2SO_S DATA0/AL ISSI4_SY NC/AUD_I 2SO_SDA TA_2/XSN DQS
		H2 XWEJ	H3 XSC1_CL K	H4 XRGMII_R XD[3]	H5 XRGMII_R XD[1]	H6 XSC1_PO WENJ		H8 XVDDIO	H9 XVDDCO RE						H15 XVDDCO RE	H16 XVDDCO RE		H18 XPMU_D OWN	H19 XVDDCO RE	H20 XVDDCO RE	H21 XPCM_TF S/AUD_I2 SI_DATA_ 2/ALISSI3 _SYNC	H22 XPCM_TC K/AUD_I2 SIO_MCL K_2/ALIS SI3_ERRO R	
J1 XI	1 MD[4]	J2 XODT	J3 XVSSPST	J4 XSC1_DA TA	J5 XSC1_RS T	J6 XSC1_PR ESJ		J8 XVDDIO	J9 XVDDCO RE	J10 XVDDCO RE	J11 XVSSIO	J12 XVSSIO	J13 XVSSIO	J14 XVSSIO	J15 XVSSIO	J16 XVDDCO RE		J18 XDFTTM	J19 XGPIO[3]/ XSC1_CL K/ALISSI4 _ERROR		/XSFLASH	O/AUD_I2 SI_LRCLK _2/ALISSI	A1/AUD_I
		K2 XMD[2]	K3 XMD[6]	K4 XDDR3_R ESETJ	K5 XVSSPST	K6 XMA[9]	K7 XVSSCOR E		K9 XVSSCOR E	K10 XVSSCOR E	K11 XVSSCOR E	K12 XVSSCOR E	K13 XVSSCOR E	K14 XVSSCOR E	K15 XVSSIO		XCI_ADD RESS[0]/X VOUT0_C R[1]	[0]/XVOU T0_CR[3]/ XSC2_CL K/XPCM_	[2]/XVOU T0_CR[7]/	T0_CR[5]/	XSMD[1]/ XSD_MM C_DATA[6]	XSD_MM	
L1 XI	1 MD[11]	L2 XMD[0]	L3 XVSSPST	L4 XMA[2]	L5 XVSSPST	L6 XMA[13]	L7 XVDDO		L9 XVSSCOR E	L10 XVSSCOR E	L11 XVSSCOR E	L12 XVSSCOR E	L13 XVSSCOR E	L14 XVSSCOR E	L15 XVSSIO			L18 XCI_REGJ /XVOUT0_	L19 XCI_ADD RESS[3]/X	L20 XCI_ADD RESS[2]/X VOUT0_C B[5]	L21 XSMD[4]/ XSFLASH _WJ/XSD _MMC_DA TA[0]/XSD _CLK		XSMD[2]/ XSD_MM C_DATA[2
	_	M2 XMD[15]	M3 XMD[13]	M4 XVSSPST	M5 XMA[7]	M6 XVSSPST	M7 XVDDO		M9 XVSSCOR E	M10 XVSSCOR E	M11 XVSSCOR E	M12 XVSSCOR E	M13 XVSSCOR E	M14 XVSSCOR E	M15 XVSSIO	M16 XVDDCO RE	M17 XCI_WAIT J/XVOUT0 _CB[2]	XCI_ADD RESS[1]/X VOUT0_C	M19 XCI_ADD RESS[5]/X VOUT0_C B[0]	M20 XCI_ADD RESS[4]/X VOUT0_C B[1]	M21 XSMD[6]/ XSFLASH _MOSI/XS D_MMC_ DATA[3]/X SD_DATA [3]	_MISO/XS D_MMC_	



_	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	_
N	N1 XDQM[1]	N2 XMD[9]	N3 XBA[0]	N4 XMA[0]	N5 XMA[5]	N6 XMA[3]	N7 XVSSPST		N9 XVSSCOR E	N10 XVSSCOR E	N11 XVSSCOR E	N12 XVSSCOR E	N13 XVSSCOR E	N14 XVSSCOR E	N15 XVSSCOR E		N17 XVDDCO RE		N19 XCI_ADD RESS[6]/X VOUT0_Y [6]	N20 XCI_RSTA /XVOUT0_ Y[7]	N21 XSMRDJ	N22 XSMWRJ/ XSD_MM C_RSTJ	N23 XSMD[7]/ XSFLASH _SCLK/XS D_MMC_ DATA[5]/X SD_DATA [2]	, N
Р		P2 XDQSJ[0]	P3 XDQS[0]	P4 XVDDO	P5 XBA[2]	P6 XVSSPST	P7 XVDDO		P9 XVSSCOR E	P10 XVSSCOR E	P11 XVSSCOR E	P12 XVSSCOR E	P13 XVSSCOR E	P14 XVSSCOR E	P15 XVSSCOR E		P17 XVDDCO RE	P18 XCI_ADD RESS[7]/X VOUT0_Y [4]	XVDDCO	P20 XVDDCO RE_CPU	P21 XSMCLE	P22 XSMCEJ0 /XSFLASH _CSJ[1]		Р
R	R1 XDQSJ[1]	R2 XDQS[1]	R3 XVSSPST	R4 XVREF	R5 XVSSPST	R6 XMA[15]	R7 XVSSPST	R8 XVDDO	R9 XVSSCOR E	R10 XVSSCOR E	R11 XVSSCOR E	R12 XVSSCOR E	R13 XVSSCOR E	R14 XVSSCOR E	R15 XVSSCOR E	R16 XVDDCO RE	R17 XVDDCO RE_CPU	R18 XCI_ADD RESS[12]/ XVOUT0_ Y[2]		R20 XCI_ADD RESS[14]/ XVIN0_CR [4]/XSC2_ CLK/TVE NC_VSYN	R21 XP_CRST J	R22 XSMWPJ/ XSD_MM C_CMD	R23 XSMALE/ XSD_MM C_CLK	R
т		T2 XMD[12]	T3 XMD[14]	T4 XVSSPST	T5 XMA[11]	T6 XMA[10]		T8 XVDDO	T9 XVDDO		T11 XVDDO	T12 XVDDO			T15 XVDDCO RE		T17 XVDDCO RE_CPU	RE_CPU	T19 XVDDCO RE_CPU		T21 XCI_MDI[1]/XVOUT0 _CR[4]/XS C2_POWE NJ/XPCM _TFS	T22 XCI_MDI[2]/XVOUT0 _CR[6]/XS C2_RST/X PCM_RCK		т
u ļ	U1 XMD[8]	U2 XMD[10]	U3 XDQM[0]	U4 XMA[6]	U5 XMA[1]	U6 XMA[14]				U10 XVDDO	U11 XVDDCO RE	U12 XVDDO	U13 XVSSPST	U14 XVDDO			U17 XVDDCO RE_CPU	U18 XCI_ADD R[11]/XVI N0_CB[4]/ AUD_I2SO _LRCLK	R[9]/XVIN 0_CB[6]/A UD_12SO_	U20 XCI_IOWR J/XVIN0_ CB[5]/AU D_I2SO_B CK	VOL BANZA	U22 XCI_MIST ART/XVO UT0_CR[0]	U23 XCI_MDI[0]/XVOUT0 _CR[2]	U
v		V2 XMD[1]	V3 XMA[8]	V4 XVSSPST	V5 XVDDO	V6 XVDDO	V7 XVSSPST	V8 XMA2[2]	V9 XMA2[9]	V10 XBA2[0]	V11 XVSSPST	V12 XMA2[15]	V13 XVSSPST	V14 XMA2[10]	V15 XMA2[14]	V16 XVDDCO RE_CPU	V17 XCI_ADD RESS[8]/X VIN0_CR[0]	V18 XCI_DATA [7]/XVIN0 _Y[6]	XCI_IORD		V21 XCI_MDO[7]/XVOUT 0_Y[3]	V22 XCI_MICL K/XVOUT 0_Y[5]		v
	W1 XMD[7]	W2 XMD[3]	W3 XMD[5]	XVSSPST	W5 XVDDO_C LK	W6 XVSSPST	W7 XMA2[13]	W8 XVDDO	W9 XMA2[7]	W10 XVSSPST	W11 XMA2[0]		W13 XVSSPST		W15 XMA2[6]	W16 XCPLLAV SS	W17 XCI_DATA [3]/XVIN0 _HSYNC	TETAVA (INIO	B[0]/AUD_ I2SIO_MC LK		UTO_VSY NC	W22 XCI_MOC LK/XVOU T0_Y[0]	W23 XCI_MDO 6]/XVOUT 0_Y[1]	
Y		Y2 XCKE	Y3 XBA[1]	Y4 XVDDCO RE_DPLL	Y5 XVSSPST _CLK	Y6 XVDDO_C LK	Y7 XVSSPST	Y8 XVDDO	Y9 XVSSPST	Y10 XMA2[3]	Y11 XBA2[2]	Y12 XVREF	Y13 XVDDO	Y14 XVSSPST	Y15 XMA2[11]	Y16 XMA2[8]	Y17 XCPLLAV DD				Y21 XCI_MDO[4]/XVOUT 0_PIXCLK	5]/XVOUT		Y
	AA1 XMA[12]	AA2 XMA[4]	AA3 XVSSCOR E_DPLL	AA4 XVS33_D PLL	AA5 XSCASJ2	AA6 XMD2[4]		AA8 XMD2[11]	AA9 XMA2[5]	AA10 XDQM2[1]	AA11 XVSSPST	AA12 XVSSPST	AA13 XMD2[12]	AA14 XMD2[8]	AA15 XVSSPST	AA16 XMD2[7]	AA17 XVSSPST	AA18 XMA2[12]	AA19 XVSSPST	AA20 XCI_MDI[3]/XVINO_V SYNC	CDIETIVE	XCI_MDO[3]/XVIN0_ CR[7]/XS	XVOUT0_ DE/XSC2_ PRESJ	Α.
	AB1 XDCLKOJ	AB2 XVSSPST	AB3 XVD33_D PLL	AB4 XSRASJ2	AB5 XWEJ2	AB6 XMD2[6]	AB7 XMD2[2]	AB8 XMD2[13]	AB9 XMD2[15]	AB10 XDQS2[0]	AB11 XDQSJ2[0]	AB12 XDQSJ2[1]		AB14 XDQM2[0]	AB15 XMD2[1]	AB16 XMD2[5]	AB17 XCKE2	AB18 XMA2[4]			AB21 XCI_MDI[5]/XVIN0_Y [3]		AB23 XCI_WEJ/ XVIN0_CR [6]/XSC2_ DATA	
AC :	AC1 XDCLKO	AC2 XDCLKOJ 2	AC3 XDCLKO2	4	AC5 XODT2	6	AC7 XMD2[0]	8	AC9 XMD2[9]	10	AC11 XDQS2[1]	12	AC13 XMD2[10]	14	AC15 XMD2[3]	16	AC17 XBA2[1]	18	AC19 XCI_VCC_ ENJ/XVIN 0_DE 19	20	AC21 XCI_MDI[6]/XVIN0_Y [5] 21	AC22 XCI_MOS TART/XVI N0_CB[7]	AC23 XCI_MDO[1]/XVIN0_	AC

Table 3-2. Pins Listed in Numeric Order

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	XDP[1]	F11	XVSSIO	M15	XVSSIO	V13	XVSSPST
A2	XDM[1]	F12	XEJ_SELECT/TVEN C_HSYNC/ALISSI_D ATA1	M16	XVDDCORE	V14	XMA2[10]
А3	XDM[0]	F13	XHDMI_HPD	M17	XCI_WAITJ/XVOUT0 _CB[2]	V15	XMA2[14]
A4	XENET_TXN	F14	XEJ_TDI/AUD_I2SO _SDATA2/ALISSI_C LK/QAM_SSI_CLK	M18	XCI_ADDRESS[1]/X VOUT0_CB[7]	V16	XVDDCORE_CPU
A5	XENET_RXN	F15	XEJ_TDO/AUD_I2S O_SDATA1/ALISSI_ VALID/QAM_SSI_V ALID	M19	XCI_ADDRESS[5]/X VOUT0_CB[0]	V17	XCI_ADDRESS[8]/X VIN0_CR[0]
A6	TMDSDATAN[2]	F16	XEJ_TCLK/ALISSI_ ERROR/QAM_SSI_ ERROR	M20	XCI_ADDRESS[4]/X VOUT0_CB[1]	V18	XCI_DATA[7]/XVIN 0_Y[6]
A7	TMDSDATAN[1]	F17	XUART_TX	M21	XSMD[6]/XSFLASH_ MOSI/XSD_MMC_D ATA[3]/XSD_DATA[3]	V19	XCI_IORDJ/XVIN0_ CB[2]/AUD_I2SI_LR CLK
A8	TMDSDATAN[0]	F18	XPMU_GPIO[4]/AUD _I2SI_LRCLK/ALISS I_DATA0/QAM_SSI_ DATA[0]	M22	XSMD[5]/XSFLASH_ MISO/XSD_MMC_D ATA[4]/XSD_CMD	V20	XCI_OEJ/XVIN0_C B[3]/AUD_I2SI_BCK
A9	TMDSCLKN	F19	XPMU_GPIO[3]/AUD _I2SI_DATA/ALISSI _CLK/QAM_SSI_CL K	N1	XDQM[1]	V21	XCI_MDO[7]/XVOU T0_Y[3]



Pin	Cianal	Pin	Signal	Pin	Signal	Pin	Signal
1 P 10	Signal	LIU	Signal	LIU	Signal	LIU	Signal
A10	XGPIO[4]	F20	XTSPI_VALID/ALISS I3_VALID/QAM_SPI _VALID/QAM_SSI_V ALID	N2	XMD[9]	V22	XCI_MICLK/XVOUT 0_Y[5]
A11	XSCL_3/MCU_DOCD _DATAO	F21	XTSPI_ERROR/ALI SSI3_ERROR/QAM_ SPI_ERROR/QAM_ SSI_ERROR	N3	XBA[0]	W1	XMD[7]
A13	XVDAC_OUT3	F22	XTSPI_SYNC/ALISS I3_SYNC/QAM_SPI_ SYNC/QAM_SSI_SY NC	N4	XMA[0]	W2	XMD[3]
A15	XSDA_1/XPCM_PCM _DO/AUD_XEJ_TDI	G1	XSRASJ	N5	XMA[5]	W3	XMD[5]
A17	XSCL_2/XUART2_RX	G2 XSCASJ		N6	XMA[3]	W4	XVSSPST_CLK
A19	XRXADC_IP	G3	XVSSPST	N7	XVSSPST	W5	XVDDO_CLK
	XPMU_VSSIO	G4	XRGMII_RXD[2]	N9	XVSSCORE	W6	XVSSPST
	XP_X27IN	G5	XRGMII_RX_CTL		XVSSCORE	W7	XMA2[13]
	XPMU_VDDIO	G6	XGPIO[2]/DIGITAL_ PLL_FOUT2/MCU_U ART_RXDI		XVSSCORE	W8	XVDDO
B1	XDP[2]	G10	XVDDIO	N12	XVSSCORE	W9	XMA2[7]
B2	XDM[2]	G11	XVDDIO	N13	XVSSCORE	W10	XVSSPST
В3	XDP[0]	G12	XVSSIO	N14	XVSSCORE	W11	XMA2[0]
В4	XENET_TXP	G13	XVSSIO	N15	XVSSCORE	W12	XVSSPST
B5	XENET_RXP	G14	XEJ_TRST/AUD_I2S O_SDATA3/ALISSI_ DATA0/QAM_SSI_D ATA[0]	N17	XVDDCORE	W13	XVSSPST
В6	TMDSDATAP[2]	G18	XPMU_GPIO[2]/AUD _I2SIO_MCLK/ALIS SI_VALID/QAM_SSI _VALID	N18	XVDDCORE	W14	XMA2[1]
В7	TMDSDATAP[1]	G19	XPMU_GPIO[1]/XUA RT2_RX/TVENC_HS YNC/ALISSI_SYNC/ QAM_SSI_SYNC	N19	XCI_ADDRESS[6]/X VOUT0_Y[6]	W15	XMA2[6]
В8	TMDSDATAP[0]	G20	XPMU_GPIO[0]/XUA RT2_TX/ALISSI_ER ROR/QAM_SSI_ER ROR	N20	XCI_RSTA/XVOUT0 _Y[7]	W16	XCPLLAVSS
В9	TMDSCLKP	G21	XPCM_RFS/AUD_I2 SO_SDATA2/AUD_I 2SO_LRCLK_2/ALIS SI3_DATA0	N21	XSMRDJ	W17	XCI_DATA[3]/XVIN 0_HSYNC
B10	XGPIO[5]	G22	XPCM_DI/AUD_I2S O_SDATA3/AUD_I2 SO_BCK_2/ALISSI3 _DATA1	N22	XSMWRJ/XSD_MMC _RSTJ	W18	XCI_DATA[5]/XVIN 0_Y[2]
B11	XSDA_3/MCU_DOCD _DATAI	G23	XGPIO[0]/XSC1_PO WENJ/AUD_I2SO_S DATA0/ALISSI4_SY NC/AUD_I2SO_SDA TA_2/XSMDQS	N23	XSMD[7]/XSFLASH_ SCLK/XSD_MMC_D ATA[5]/XSD_DATA[2]	W19	W19 XCI_CE1J/XVIN0_C B[0]/AUD_I2SIO_M CLK
B12	XVDAC_OUT1	H2	XWEJ	P2	XDQSJ[0]	W20	XCI_ADDR[10]/XVI N0_CB[1]/AUD_I2SI _DATA
B13	XVDAC_OUT4	НЗ	XSC1_CLK	P3	XDQS[0]	W21	XCI_MOVALA/XVO UT0_VSYNC
B14	XADAC_OL_P	H4	XRGMII_RXD[3]	P4	XVDDO	W22	XCI_MOCLK/XVOU T0_Y[0]
B15	XGPIO_PCM1/XPCM _RFS/AUD_XEJ_TDO	H5	XRGMII_RXD[1]		XBA[2]	W23	XCI_MDO[6]/XVOU T0_Y[1]
B16	XGPIO_PCM2/XPCM	H6	XSC1_POWENJ	P6	XVSSPST	Y2	XCKE



Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
	_PCM_DI/AUD_XEJ_		Oigilai		Oigilai		Oignai
	TCLK						
B17	XSDA_2/XUART2_TX	H8	XVDDIO	P7	XVDDO	Y3	XBA[1]
B18	XIF_AGC_PDM/XSC1 _DATA/ALISSI4_DAT A1	H9	XVDDCORE	P9	XVSSCORE	Y4	XVDDCORE_DPLL
B19	XRXADC_IN	H15	XVDDCORE	P10	XVSSCORE	Y5	XVSSPST_CLK
	XPMU_GPIO[7]/AUD_ I2SO_BCK/ALISSI4_ CLK	H16	XVDDCORE	P11	XVSSCORE	Y6	XVDDO_CLK
	XP_X27OUT		XPMU_DOWN		XVSSCORE	Y7	XVSSPST
B22	XIR_RX	H19	XVDDCORE	P13	XVSSCORE	Y8	XVDDO
B23	XTSPI_DATA[0]/ALIS SI2_DATA1/QAM_SPI _DATA[0]	H20	XVDDCORE	P14	XVSSCORE	Y9	XVSSPST
C1	XDP[3]	H21	XPCM_TFS/AUD_I2 SI_DATA_2/ALISSI3 _SYNC	P15	XVSSCORE	Y10	XMA2[3]
C2	XDM[3]	H22	XPCM_TCK/AUD_I2 SIO_MCLK_2/ALISS I3_ERROR		XVDDCORE	Y11	XBA2[2]
	XRGMII_MDIO	J1	XMD[4]	P18	XCI_ADDRESS[7]/X VOUT0_Y[4]		XVREF
	XENET_VSSA1	J2	XODT		XVDDCORE_CPU	Y13	XVDDO
	XENET_PLL_VSSA	J3	XVSSPST		XVDDCORE_CPU	Y14	XVSSPST
	XHDMI_GD	J4	XSC1_DATA		XSMCLE XSMCEJ0/XSFLASH	Y15	XMA2[11]
	XHDMI_GD	J5	XSC1_RST	P22	_CSJ[1]	Y16	XMA2[8]
C8	XHDMI_GD	J6	XSC1_PRESJ	R1	XDQSJ[1]	Y17	XCPLLAVDD XCI_DATA[4]/XVIN
C9	XHDMI_GD	J8	XVDDIO	R2	XDQS[1]	Y18	0_Y[0]
C10	XHDMI_DDCCEC	J9	XVDDCORE	R3	XVSSPST	Y19	XCI_DATA[6]/XVIN 0_Y[4]
C11	XCEC	J10	XVDDCORE	R4	XVREF	Y20	XCI_MDI[7]/XVIN0_ Y[7]
C12	XVDAC_OUT2	J11	XVSSIO	R5	XVSSPST	Y21	XCI_MDO[4]/XVOU T0_PIXCLK
C13	XGPIO_127/XTUN_A GC_PDM/XIR_TX/AU D_XEJ_TRST/TVENC _VSYNC	J12	XVSSIO	R6	XMA[15]	Y22	XCI_MDO[5]/XVOU T0_HSYNC
C14	XADAC_OR_P	J13	XVSSIO	R7	XVSSPST	AA1	XMA[12]
C15	XSCL_1/XPCM_RCK/ AUD_XEJ_TMS	J14	XVSSIO	R8	XVDDO	AA2	XMA[4]
C16	XSPDIF/MCU_DOCD _CLK	J15	XVSSIO	R9	XVSSCORE	AA3	XVSSCORE_DPLL
	XUART_RX	J16	XVDDCORE		XVSSCORE	AA4	XVS33_DPLL
C18	XRXADC_AVS	J18	XDFTTM	R11	XVSSCORE	AA5	XSCASJ2
C19	XPMU_GPIO[8]/ALIS SI4_DATA0	J19	XGPIO[3]/XSC1_CL K/ALISSI4_ERROR	R12	XVSSCORE	AA6	XMD2[4]
C20	XPMU_GPIO[6]/XSC1 _PRESJ/AUD_I2SO_ LRCLK/ALISSI4_VALI D	J20	XCI_CD2J/XPCM_P CM_DI	R13	XVSSCORE	AA7	XDDR3_RESETJ2
C21	XTSPI_DATA[1]/ALIS SI2_DATA0/QAM_SPI _DATA[1]	J21	XSMCEJ1/XSFLASH _CSJ[0]	R14	XVSSCORE	AA8	XMD2[11]
C22	XTSPI_DATA[3]/ALIS SI2_VALID/QAM_SPI _DATA[3]	J22	XPCM_DO/AUD_I2S I_LRCLK_2/ALISSI3 _VALID	R15	XVSSCORE	AA9	XMA2[5]
C23	XTSPI_DATA[2]/ALIS SI2_CLK/QAM_SPI_D ATA[2]	J23	XPCM_RCK/AUD_I2 SO_SDATA1/AUD_I 2SI_BCK_2/ALISSI3 _CLK	R16	XVDDCORE	AA10	XDQM2[1]



Pin	Signal	Pin	Signal	Pin	Cianal	Pin	Signal
	XRGMII_TXD[3]				Signal XVDDCORE_CPU		
		K2	XMD[2]		XCI_ADDRESS[12]/X		XVSSPST
D3	XRGMII_MDC	K3	XMD[6]	R18	VOUT0_Y[2]	AA12	XVSSPST
D4	XRGMII_TXD[2]	K4	XDDR3_RESETJ	R19	XCI_ADDRESS[13]/X VIN0_CR[2]	AA13	XMD2[12]
D5	XAVDDUSBTX	K5	XVSSPST	R20	XCI_ADDRESS[14]/X VIN0_CR[4]/XSC2_C LK/TVENC_VSYNC	AA14	XMD2[8]
D6	XENET_VDDA1	K6	XMA[9]	R21	XP CRSTJ	AA15	XVSSPST
D7	XENET_PLL_VDCOR	K7	XVSSCORE	R22	XSMWPJ/XSD_MMC CMD		XMD2[7]
D8	XVDDIO	K9	XVSSCORE	R23	XSMALE/XSD_MMC _CLK	AA17	XVSSPST
D9	XHDMI_GD	K10	XVSSCORE	T2	XMD[12]	AA18	XMA2[12]
D10	XGPIO[6]	K11	XVSSCORE	T3	XMD[14]	AA19	XVSSPST
D11	XHDMI_VP	K12	XVSSCORE	T4	XVSSPST	AA20	XCI_MDI[3]/XVIN0_ VSYNC
D12	XVDDIO	K13	XVSSCORE	T5 XMA[11]		AA21	XCI_MDO[2]/XVIN0 _CR[5]/XSC2_POW ENJ/TVENC_HSYN C
D13	XVSSCORE	K14	XVSSCORE	T6	XMA[10]	AA22	XCI_MDO[3]/XVIN0 _CR[7]/XSC2_RST
D14	XVDAC_VDDA	K15	XVSSIO	T8	XVDDO	AA23	XCI_RDY/XVOUT0 _DE/XSC2_PRESJ
D15	XADAC_VREF	K17	XCI_ADDRESS[0]/X VOUT0_CR[1]	Т9	XVDDO	AB1	XDCLKOJ
D16	XVDD_ADAC_3	K18	XCI_DATA[0]/XVOU T0_CR[3]/XSC2_CL K/XPCM_TCK	T11	XVDDO	AB2	XVSSPST
D17	XRXADC_DVS	K19	K19 XCI_DATA[2]/XVOU T0_CR[7]/XSC2_PR ESJ/XPCM_RFS	T12	XVDDO	AB3	XVD33_DPLL
D18	XRXADC_AVD	K20	XCI_DATA[1]/XVOU T0_CR[5]/XSC2_DA TA/XPCM_PCM_DO	T15	XVDDCORE	AB4	XSRASJ2
D19	XMPLLAVDD	K21	XSMD[1]/XSD_MMC _DATA[6]	T17	XVDDCORE_CPU	AB5	XWEJ2
D20	XRXPLLAVDD	K22	XSMD[0]/XSD_MMC _DATA[7]	T18	XVDDCORE_CPU	AB6	XMD2[6]
D21	XTSPI_DATA[4]/ALIS SI2_SYNC/QAM_SPI _DATA[4]	L1	XMD[11]	T19	XVDDCORE_CPU	AB7	XMD2[2]
D22	XTSPI_DATA[5]/ALIS SI2_ERROR/QAM_S PI_DATA[5]	L2	XMD[0]	T20	XVDDCORE_CPU	AB8	XMD2[13]
E1	XRGMII_TX_CTL	L3	XVSSPST	T21	XCI_MDI[1]/XVOUT0 _CR[4]/XSC2_POWE NJ/XPCM_TFS	AB9	XMD2[15]
E2	XRGMII_RXC	L4	XMA[2]	T22	XCI_MDI[2]/XVOUT0 _CR[6]/XSC2_RST/X PCM_RCK	AB10	XDQS2[0]
E3	XRGMII_TXC	L5	XVSSPST	U1	XMD[8]	AB11	XDQSJ2[0]
	XRGMII_TXD[0]	L6	XMA[13]		XMD[10]		XDQSJ2[1]
	XAVDDUSBTX	L7	XVDDO	U3	XDQM[0]		XMD2[14]
	XRREF	L9	XVSSCORE		XMA[6]		XDQM2[0]
	XENET_REXTA		XVSSCORE		XMA[1]		XMD2[1]
	XVDDIO	L11	XVSSCORE		XMA[14]		XMD2[5]
	XHDMI_AVDD33		XVSSCORE		XVDDO		XCKE2
	XHDMI_VP XVDDIO	L13 L14	XVSSCORE XVSSCORE		XVDDCORE XVDDO	AB18 AB19	XMA2[4] XCI_CD1J/XVIN0_P
							IXCLK
E13	XVDDCORE	L15	XVSSIO	U13	XVSSPST	AB20	XCI_MDI[4]/XVIN0_



Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
							Y[1]
E14	XVDAC_VSSA	L17	XVDDCORE	U14	XVDDO	AB21	XCI_MDI[5]/XVIN0_ Y[3]
E15	XVSS_ADAC_3	L18	XCI_REGJ/XVOUT0 _CB[4]	U17	XVDDCORE_CPU	AB22	XCI_MDO[0]/XVIN0 _CR[1]
E16	XEJ_TMS/TVENC_V SYNC/ALISSI_SYNC/ QAM_SSI_SYNC	L19	XCI_ADDRESS[3]/X VOUT0_CB[3]	U18	XCI_ADDR[11]/XVIN 0_CB[4]/AUD_I2SO_ LRCLK	AB23	XCI_WEJ/XVIN0_C R[6]/XSC2_DATA
E17	XVSSCORE	L20	XCI_ADDRESS[2]/X VOUT0_CB[5]	U19	XCI_ADDR[9]/XVIN0 _CB[6]/AUD_I2SO_S DATA0	AC1	XDCLKO
E18	XRXADC_DVD	L21	XSMD[4]/XSFLASH_ WJ/XSD_MMC_DAT A[0]/XSD_CLK	U20	XCI_IOWRJ/XVIN0_ CB[5]/AUD_I2SO_BC K	AC2	XDCLKOJ2
E19	XPMU_GPIO[5]/XSC1 _RST/AUD_I2SI_BCK /ALISSI_DATA1	L22	XSMD[3]/XSFLASH_ HOLDJ/XSD_MMC_ DATA[1]/XSD_DATA [0]	U21	XCI_MIVALA/XVOUT 0_CB[6]	AC3	XDCLKO2
E20	XRXPLLAVSS	L23	XSMD[2]/XSD_MMC _DATA[2]/XSD_DAT A[1]	U22	XCI_MISTART/XVO UT0_CR[0]	AC5	XODT2
E21	XTSPI_DATA[6]/ALIS SI3_DATA1/QAM_SPI _DATA[6]	M2	XMD[15]	U23	XCI_MDI[0]/XVOUT0 _CR[2]	AC7	XMD2[0]
E22	XTSPI_CLK/ALISSI3_ CLK/QAM_SPI_CLK/ QAM_SSI_CLK	МЗ	XMD[13]	V2	XMD[1]	AC9	XMD2[9]
E23	XTSPI_DATA[7]/ALIS SI3_DATA0/QAM_SPI _DATA[7]/QAM_SSI_ DATA[0]	M4	XVSSPST	V3	XMA[8]	AC11	XDQS2[1]
F2	XPHY_INT	M5	XMA[7]	V4	XVSSPST	AC13	XMD2[10]
	XRGMII_REF_CLK	M6	XVSSPST		XVDDO		XMD2[3]
F4	XRGMII_RXD[0]	M7	XVDDO	V6	XVDDO	AC17	XBA2[1]
F5	XRGMII_TXD[1]	M9	XVSSCORE	V7	XVSSPST	AC19	XCI_VCC_ENJ/XVI N0_DE
F6	XAVSSUSBTX	M10	XVSSCORE	V8	XMA2[2]	AC21	XCI_MDI[6]/XVIN0_ Y[5]
F7	XAVSSUSBTX	M11	XVSSCORE	V9	XMA2[9]	AC22	XCI_MOSTART/XVI N0_CB[7]
F8	XVDDIO	M12	XVSSCORE	V10	XBA2[0]	AC23	XCI_MDO[1]/XVIN0 _CR[3]
F9	XGPIO[1]/XSPDIF/MC U_UART_TXD	M13	XVSSCORE	V11	XVSSPST		
F10	XHDMI_REXT	M14	XVSSCORE	V12	XMA2[15]		



4. Signal Description

Table 4-1. DDR3 SDRAM Interface

Name	Number	Туре	Description
XMD[15:0]	16	В	DDR2/3 SDRAM data
XMA[15:0]	14	0	DDR2/3 SDRAM address
XDQM[1:0]	2	0	DDR2/3 SDRAM data mask
XDQS[1:0]	2	В	DDR2/3 SDRAM differential data strobe
XDQSJ[1:0]	2	В	DDR2/3 SDRAM differential data strobe
XCKE	1	0	DDR2/3 SDRAM clock enable
XSRASJ	1	0	DDR2/3 SDRAM row address strobe
XSCASJ	1	0	DDR2/3 SDRAM column address strobe
XWEJ	1	0	DDR2/3 SDRAM write enable
XCSJ	1	0	DDR2/3 SDRAM chip select
XODT	1	I	DDR2/3 SDRAM On die termination
XDCLK_O	1	0	DDR2/3 SDRAM differential clock
XDCLKJ_O	1	0	DDR2/3 SDRAM differential clock
XBA[2:0]	3	0	DDR2/3 SDRAM bank address
XVREF	1	I	DDR2/3 SDRAM reference voltage
XRESET	1	0	DDR3 SDRAM Reset

Table 4-2. 2nd Channel DDR2/3 SDRAM Interface

Name	Number	Туре	Description
XMD2[15:0]	16	В	DDR2/3 SDRAM data
XMA2[15:0]	14	0	DDR2/3 SDRAM address
XDQM2[1:0]	2	0	DDR2/3 SDRAM data mask
XDQS2[1:0]	2	В	DDR2/3 SDRAM differential data strobe
XDQS2J[1:0]	2	В	DDR2/3 SDRAM differential data strobe
XCKE2	1	0	DDR2/3 SDRAM clock enable
XSRAS2J	1	0	DDR2/3 SDRAM row address strobe
XSCAS2J	1	0	DDR2/3 SDRAM column address strobe
XWE2J	1	0	DDR2/3 SDRAM write enable
XCS2J	1	0	DDR2/3 SDRAM chip select
XODT2	1	1	DDR2/3 SDRAM On die termination
XDCLK2_O	1	0	DDR2/3 SDRAM differential clock
XDCLK2J_O	1	0	DDR2/3 SDRAM differential clock
XBA2[2:0]	3	0	DDR2/3 SDRAM bank address
XVREF2	1	I	DDR2/3 SDRAM reference voltage
XRESET2	1	0	DDR3 SDRAM Reset

Table 4-3. DDR2/3 SDRAM Power/Ground

Name	Number	Туре	Description
XVSSPST	1	G	DDR2 SDRAM IO Ground
XVDDO	1	Р	DDR2/3 SDRAM IO Power (1.8V/1.5V)
XVDDCORE	1	Р	DDR2/3 SDRAM Core Power (1.0V)
XVSSCORE	1	G	DDR2/3 SDRAM Core Ground



Table 4-4. Serial Flash Interface

Name	Number	Туре	Description
XSFLASH_CSJ	1	0	Serial flash chip selection
XSFLASH_SCLK	1	0	Serial flash serial clock
XSFLASH_WJ	1	В	Serial flash write enable/SQI SIO2
XSFLASH_MISO	1	В	Serial flash master in slave out/SQI SIO1
XSFLASH_MOSI	1	В	Serial flash master out slave in/SQI SIO0
XSFLASH_HOLDJ	1	В	Serial flash hold enable/SQI SIO3

Table 4-5. Audio I2S OUT Interface

Name	Number	Туре	Description
XI2SO_DATA0	1	0	I2S data0 output
XI2SO_DATA1	1	0	I2S data0 output
XI2SO_BCK	1	0	Bit clock for I2S output
XI2SO_LRCK	1	0	Channel clock for I2S output(fs)
XI2SO_MCLK	1	0	Over sample clock for I2S DAC(for delta-sigma modulator and digital filter)

Table 4-6. Serial Communication Bus Interface (1)

Name	Number	Туре	Description
XSPDIF	1	0	Spdif data

Table 4-7. Serial Communication Bus Interface, total 2 sets

Name	Number	Туре	Description
XSDA	1	В	Serial bus data
XSCL	1	В	Serial bus clock

Table 4-8. Consumer IR RX Interface

Name	Number	Туре	Description
XIR_RX	1	I	Consumer Infra-red remote controller / wireless keyboard

Table 4-9. RS-232 UART, total $2\ \mathrm{set}$

Name	Number	Туре	Description
XUART_TX	1	0	Transmitted Data (TD) Outgoing Data to a DCE
XUART_RX	1	I	Received Data (RD) Incoming Data from a DCE

Table 4-10. ISO7816 Interface, total 2 sets

Name	Number	Туре	Description
XSC_POWENJ	1	0	Smart card output power enable, low active
XSC_PRESJ	1	I	Smart card detect input
XSC_RST	1	0	Smart card output reset
XSC_DATA	1	В	Smart card data line, bi-direction
XSC_CLK	1	0	Smart card output clock

Table 4-11. EJTAG Interface (5)

Name	Number	Туре	Description
XEJ_TDI	1	0	Serial Test Data Input
XEJ_TMS	1	0	Test Mode Select



Name	Number	Туре	Description
XEJ_TCLK	1	0	Test Clock
XEJ_TRSTJ	1	0	Test Reset
XEJ_TDI	1	0	Serial Test Data Input

Table 4-12. External TS Stream Interface

Name	Number	Туре	Description
XTSPI_CLK	1	I	External MPEG TS CLOCK INPUT
XTSPI_VALID	1	I	External MPEG TS PACKET START INPUT
XTSPI_ERROR	1	I	External MPEG TS VALID DATA INPUT
XTSPI_SYNC	1	I	External MPEG TS DATA INPUT
XTSPI_DATA[7:0]	8	I	External MPEG TS ERROR INPUT

Table 4-13. External Serial TS Stream Interface (5), total 4 sets

Name	Number	Туре	Description
XTSSI_CLK	1	I	External Serial TS CLOCK INPUT
XTSSI_VALID	1	I	External Serial TS PACKET START INPUT
XTSSI_ERROR	1	I	External Serial TS ERROR INPUT
XTSSI_SYNC	1	I	External Serial TS VALID DATA INPUT
XTSSI_DATA[1:0]	2	I	External Serial TS DATA INPUT

Table 4-14. MPEG SPI Output Interface

Name	Number	Туре	Description
QAM_SPI_CLK	1	0	MPEG TS CLOCK output
QAM_SPI_VALID	1	0	MPEG TS PACKET START output
QAM_SPI_ERROR	1	0	MPEG TS VALID DATA output
QAM_SPI_SYNC	1	0	MPEG TS DATA output
QAM_SPI_DATA[7:0]	8	0	MPEG TS ERROR output

Table 4-15. MPEG SSI Output Interface

Name	Number	Туре	Description
QAM_SSI_CLK	1	0	MPEG Serial TS CLOCK output
QAM_SSI_VALID	1	0	MPEG Serial TS PACKET START output
QAM_SSI_ERROR	1	0	MPEG Serial TS ERROR output
QAM_SSI_SYNC	1	0	MPEG Serial TS VALID DATA output
QAM_SSI_DATA[1:0]	2	0	MPEG Serial TS DATA output

Table 4-16. RMII Interface

Name	Number	Туре	Description
XRMII_REF_CLK	1	0	RMII reference clock
XRMII_CRS_DV	1	I	RMII receive data valid
XRMII_RXD[1:0]	2	I	RMII rx data
XRMII_TX_EN	1	0	RMII tx transmit enable
XRMII_TXD[1:0]	2	0	RMII tx data
XRMII_RX_ER	1	I	RMII receive error notice
XRMII_MDIO	1	В	RMII management data input/output
XRMII_MDC	1	0	RMII management clock



Name	Number	Туре	Description
XRMII_INT	1	I	RMII interrupt

Table 4-17. Nand FLASH Interface

Name	Number	Туре	Description
XNF_WPJ	1	0	Nand flash write protect
XNF_CLE	1	0	Nand flash command latch enable
XNF_ALE	1	0	Nand flash address latch enable
XNF_WEJ	1	0	Nand flash write enable
XNF_CEJ	1	0	Nand flash chip select
XNF_REJ	1	0	Nand flash read enable
XNF_DATA[7:0]	8	В	Nand flash data

Table 4-18. System Interface (3)

Name	Number	Туре	Description
XDFT_SE	1	I	DFT test mode signal
XDFT_TM	1	I	DFT test enable signal
XP_CRSTJ	1	I	Chip cold reset signal

Table 4-19. USB2.0 Controller

Name	Number	Туре	Description
XUSB_DM	4	В	USB signal DM
XUSB_DP	4	В	USB signal DP
XUSB_REXT	1	В	USB IO reference current source pin
XUSB_AVSS33	0	G	USB analog ground (Down Bond)
XUSB_AVDD33	1	Р	USB 3.3v analog power

Table 4-20. Power/Ground (4)

Name	Number	Туре	Description
XVDDCORE	1	Р	Digital Core Power
XVSSCORE	1	G	Digital Core Ground
XVDDIO	1	Р	Digital IO Power 3.3v
XVSSIO	1	G	Digital IO Ground

Table 4-21. General Purpose IO (7)

Name	Number	Type	Description
XGPIO[6:0]	7	В	General Purpose IO

Table 4-22. RXADC/AGCADC

Name	Number	Туре	Description
XRXADC_AVD	1	Р	ADC Analog 3.3V Power
XRXADC_DVD	1	Р	ADC Digital 3.3V Power
XAGCADC_VSS	1	G	AGCADC Core Power Ground
XRXADC_AVS	1	G	ADC Analog Ground
XRXADC_DVS	1	G	ADC Digital Ground
XRXADC_IP	1	Al	I channel ADC positive input
XRXADC_IN	1	Al	I channel ADC negative input
XRXADC_QP	1	Al	Q channel ADC positive input



Name	Number	Туре	Description
XRXADC_QN	1	Al	Q channel ADC negative input
XAGCADC_IP	1	Al	AGCADC Analog Input

Table 4-23. Audio DAC

Name	Number	Туре	Description
XVDD_ADAC	1	Р	Audio DAC Analog 3.3V Power
XVSS_ADAC	1	Р	Audio DAC Analog Ground
XADAC_OR_P	1	AO	Audio DAC Right Channel output
XADAC_OL_P	1	AO	Audio DAC Left Channel output
XADAC_VREF	1	AB	Audio DAC Reference Voltage

Table 4-24. Video DAC

Name	Number	Туре	Description
XVDAC_VDDA	1	Р	Video DAC Analog 3.3V Power
XVDAC_VSSA	1	G	Video DAC Analog Ground
XVDAC_REXT	1	AO	Video DAC Reference node for bias circuits
XVDAC_OUT1	1	AO	Video DAC Analog output
XVDAC_OUT2	1	AO	Video DAC Analog output
XVDAC_OUT3	1	AO	Video DAC Analog output
XVDAC_OUT4	1	AO	Video DAC Analog output

Table 4-25. PLL

Name	Number	Туре	Description
XRXPLLAVDD	1	Р	PLL Anal
XDVDD	1	Р	PLL Analog 3.3 Power
XPLLAVSS	1	AO	PLL Analog Ground
XPLLAVDD	1	AO	RXPLL Analog 3.3 Power
XRXPLLAVSS	1	AO	RXPLL Analog Ground
XP_X27IN	1	Al	Crystal Pad Input
XP_X27OUT	1	AO	Crystal Pad Output

Table 4-26. HDMI PHY Interface, EDDC function implemented by I2C

Name	Number	Туре	Description
XHDMI0_N	1	Α	TMDS Data0-
XHDMI0_P	1	Α	TMDS Data0+
XHDMI1_N	1	Α	TMDS Data1-
XHDMI1_P	1	А	TMDS Data1+
XHDMI2_N	1	Α	TMDS Data2-
XHDMI2_P	1	Α	TMDS Data2+
XHDMI_CLK_N	1	А	TMDS Clock-
XHDMI_CLK_P	1	Α	TMDS Clock+
XHDMI_VD33	1	Р	Power (3.3V)
XEDDC_CLK	1	В	Enhanced Display Data Channel(Clock),XSCL2
XEDDC_DATA	1	В	Enhanced Display Data Channel(Data),XSDA2
XHTPG	1	I	Hot Plug Detect Signal
XCEC	1	В	Consumer Electronics Control Signal



5. DC Characteristics

Table 5-1. DC Characteristics

VDDP-VSSP = $3.3V \pm 10\%$, Ta = 25°C, Crystal frequency is XP_X27IN = 27MHz.

Symbol	Parameter	Test Condition	Min.	Typical	Max.	Unit	Note
XSPLLAVDD	Analog power for SPLL		2.97	3.3	3.63	V	
XRXPLLAVDD	Analog power for RXPLL		2.97	3.3	3.63	V	
XCPLLAVDD	PLL power for CA9		2.97	3.3	3.63	V	
XPMU_VDDIO	Analog Power for PMU		2.97	3.3	3.63	V	
XVDD_ADAC	Analog Power for Audio DAC		2.97	3.3	3.63	V	
XVDAC_VDDA	Analog power for Video DAC		2.97	3.3	3.63	V	
XRXADC_AVD	Analog power for RXADC		2.97	3.3	3.63	V	
XRXADC_DVD	Digital power for RXADC		2.97	3.3	3.63	V	
XENET_VDDA1	Analog power for ENET		2.97	3.3	3.63	V	
XENET_PLL_VDCORE	PLL power for ENET		1.02	1.06	1.09	V	
XAVDDUSBTX	Analog power for USB		2.97	3.3	3.63	V	
XHDMI_AVDD33	Analog Power for HDMI PHY		2.97	3.3	3.63	V	
XHDMI_VP	Analog Core Power for HDMI		1.02	1.06	1.09	V	
XVDDO	Digital power for DDR		1.425	1.5	1.575	V	
XVD33_DPLL	PLL power for DDR		2.97	3.3	3.63	V	
XVDDO_CLK	Digital power for DDR CLK I/O		1.425	1.5	1.575	V	
XVDDCORE_DPLL	Digital core power for DDR CLK I/O		1.02	1.06	1.09	V	
XVDDIO	Digital power supply for I/O		2.97	3.3	3.63	V	
XVDDCORE	Digital power supply for core		1.02	1.06	1.09	V	
XVDDCORE_CPU	Digital core power supply for CA9		1.27	1.31	1.34	V	
I_VDDCORE	Operating Supply Current, for all VDD=1.06V			TBD	TBD	mA	
I_VDDCORE_CPU	Operating Supply Current for CA9, for all VDD=1.31V			TBD	TBD	mA	
I_VDDIO	Operating Supply Current for I/O, for all VDD=3.3V			TBD	TBD	mA	
I_VDDO	Operating Supply Current for DDR, for all VDD=1.5V			TBD	TBD	mA	
Pd	Power Dissipation	Vin=Max		TBD	TBD	W	
lpwdn_VDDCORE	1.06V digital core power down current	Power down all functions		TBD	TBD	mA	
lpwdn_VDDCORE_CPU	1.31V CA9 digital core power down	Power down all functions		TBD	TBD	mA	



Symbol	Parameter	Test Condition	Min.	Typical	Max.	Unit	Note
	current						
lpwdn_VDDIO	3.3V I/O digital core power down current	Power down TV DACs		TBD	TBD	mA	
lpwdn_VDDO	1.5V DDR digital core power down current	Power down DDR3		TBD	TBD	mA	
T_pwd	Total Power Down	PMU Power Down mode			TBD	W	
Llk	Input Leakage		-10		+10	μА	
VOL	Output Voltage Low				0.4	V	
VOH	Output Voltage High		2.4			V	
VIH	Input Voltage High		2.0		5.5	V	
VIL	Input Voltage Low		-0.3		0.8	V	

Table 5-2. DC Characteristics under 60°C

VDDP-VSSP = $3.3V \pm 10\%$, Ta = 60°C, Crystal frequency XP_X27IN = 27MHz.

Symbol	Parameter	Test Condition	Min.	Typical	Max.	Unit	Note
I_VDDCORE	Operating Supply Current, for all VDD=1.06V			TBD	TBD	mA	
I_VDDCORE_CPU	Operating Supply Current for CA9, for all VDD=1.31V			TBD	TBD	mA	
I_VDDIO	Operating Supply Current for I/O, for all VDD=3.3V			TBD	TBD	mA	
I_VDDO	Operating Supply Current for DDR, for all VDD=1.5V			TBD	TBD	mA	
Тс	IC Surface Temperature		0		120	°C	
Та	Operating Environment Temperature		0		60	°C	

Note:

A: As VDDCORE and VDDCORE_CPU core power current are almost TBD and TBD, DC-DC and inductance devices need to be at least TBD for each core power.

B: The IC surface temperature(Tc) should not exceed 120°C when the system operates in a high temperature environment(Ta) within the case. A heat sink may be needed on the IC to control Tc<120°C for different case conditions.



6. AC Characteristics

6.1 Power up Timing Requirement

Signals involved in this sequence are: VDDIO, VDDCORE and C_RST# (cold reset signal). We should follow that the C_RST#(cold reset signal) is always the last signal. The below figure shows that sequence.




Figure 6-1. Power up and Power down Sequence


Table 6-1. Power up and Power down Sequence Parameters


Name	Description	Value			Unit	Note
Name	Description		Typical	Max.	Unit	Note
Td_PMU-IO_Start	Distance from PMU IO power start rise to System IO power start rise	0		70	ms	
Td_PMU-IO_Stable	Distance from PMU IO power stable to System IO power stable	2		70	ms	
Td_IO-C_Start	Distance from IO power start rise to core power start rise	0		N/A	ms	Note 1
Td_IO-C_Stable	Distance from IO power stable to core power stable	0		N/A	ms	
Td_C-DDR_Start	Distance from core power start rise to DDR power start rise	-2		2	ms	
Td_C-DDR_Stable	Distance from core power stable to DDR power stable	-2		2	ms	Note 1
Td_Core-RSTJ	Distance from CPU core power stable to cold reset rise up to 2.0V	5			ms	
Tfall_IO-C_H	Distance from IO power start shut down to core power start shut down	0			ms	
Tfall_IO-C_L	Distance from IO power down to 0.8V to core power down to 0.8V				ms	Note 2


Note1: Actually there is no absolute value about Td_C-DDR_start, Td_C-DDR_stable, Tfall_C-DDR_H and Tfall_C-DDR_L, so it is not required that VDDO must be earlier than VDDCORE at system power-up. Note 2: There is 8024 to control CA's input/output. VDDIO falling will cause 8024 power down.



7. Package Information









			Ι -				
		Symbol	Common Dimensions				
			MIN.	NOM.	MAX.		
Package :				SBS LFBGA			
Body Size:	X Y	E D		19.000 19.000			
Ball Pitch :		е		0.800			
Total Thickness :		А			1.700		
Mold Thickness :		М	0.70	00	Ref.		
Substrate Thickness :		S	0.56	0.560 Ref.			
Ball Diameter :			0.400				
Stand Off :		A1	0.270	_	0.370		
Ball Width :		ь	0.370	_	0.470		
Package Edge Tolerance :		aaa	0.150				
Mold Parallelism :		ppp	0.350				
Coplanarity:		ddd	0.200				
Ball Offset (Package) :		eee	0.150				
Ball Offset (Ball) :		fff	0.080				
Ball Count :		n	462				
Edge Ball Center to Center :	X Y	E1 D1		17.6 17.6			



8. Order Information

Part No.	Package
M3733	462-pin FBGA



Visit our world wide web at www.alitech.com

Worldwide Distributors and Sales Offices

TAIWAN

ALi Corporation

Tel: +886-2-8752-2000 Fax: +886-2-8751-1001

KOREA

ALi (Korea) Corporation Tel: +82-2-2043-3601

Fax: +82-2-2043-3602

CHINA

ALi (China) Corporation

Tel: +86-755-2519-5788 Fax: +86-755-2519-5393