






# Bottom to Top View



en\_v5


23/08/2022 12:39

Sheet: 1/7



en_v5	
23/08/2022 12:39	
Sheet: 2/7	


## Power/Energy Meter



Sample resistor: UCR03EVPFLR100

The PWDOWN and alert signal are hardly pulled-up to VCC


## Power Control (ON/OFF)



1. PIO23 MUST be set to HIGH before enable the 3.3V Power of the FPGA.
2. Turning PIO21 to LOW will enable the 3.3V power rail to the FPGA including the external SRAM.

To turn off the SRAM entirely, you need to desolder the 100Ohm resistor.


## I2C Pullup Resistors



en\_v5

23/08/2022 12:39

Sheet: 3/7



1

2

3

4

5

6

MCU LEDs

MCU Power Supply Filtering

MCU Reset Circuit

MCU ADC VDD

A

A

B

B

RP2040 MCU

C

C

MCU BOOT and Flash

D


D

en\_v5

23/08/2022 12:39

Sheet: 4/7





1		2		3		4		5		6		
A	<div>Error 1: The silk print of MCU Rest and boot are switched.</div> <div>Error 2: the silk print of the date is 2021, should be change to 2022.</div> <div>Error 3: resistors to M[2:0] should be change to 1K</div>											A
	<div>To optimize: add which I2C that PAC 1934 are connected, answer is I2C1</div> <div>To optimize: R48 should be removed, then emcclk connect to 100MHz, this versions supports internal clk for configuration with up to 50MHz, QSPI.</div>											
B												B
C												C
D												D
1		2		3		4		5		6		
										en_v5		
										23/08/2022 12:39		
Sheet: 7/7												

en\_v5

23/08/2022 12:39

Sheet: 7/7