

Appendix: Artifact Description/Artifact Evaluation

Artifact Description (AD)

I. OVERVIEW OF CONTRIBUTIONS AND ARTIFACTS

A. Paper's Main Contributions

This paper proposes M³XU, which is a multi-mode matrix processing unit that supports IEEE 754 single-precision and complex 32-bit floating-point computations. M³XU consists of (1) additions of logic to feed different parts of inputs, (2) extensions to the arithmetic units to support exact FP32 precisions, and (3) slight extensions to accumulators to accumulate numbers in double-precision formats. M3XU enables MXUs to handle standard FP32 floating-point numbers and FP32C complex numbers adeptly, achieving their theoretical throughput under current memory technologies and with relatively minor area overhead. The following is a list of the main contributions of the paper.

- C₁ HDL implementation of M³XU.
- C₂ Performance emulation framework for M³XU.
- C₃ Applications using M³XU.

B. Computational Artifacts

Artifact Persistence:

<https://doi.org/YY.YYYY/zenodo.0XXXXX>

- A₁ **SystemVerilog**: HDL source code for M³XU evaluation.
- A₂ **cutlass**: Matrix multiplication benchmark for performance emulation.
- A₃ **fft**: Fast Fourier Transform benchmark for case study application.
- A₄ **nebula**: Neural Network benchmark for case study application.
- A₅ **snapMRF**: Magnetic Resonance Fingerprinting benchmark for case study application.
- A₆ **knn**: K-Nearest Neighbors benchmark for case study application.

Artifact ID	Contributions Supported	Related Paper Elements
A ₁	C ₁	Table 3 Figure 5 (a), 5 (b)
A ₂	C ₂	Table 2, 4 Figure 4, 5(c), 5(d)
A ₃ -A ₆	C ₃	Figures 6-9

II. ARTIFACT IDENTIFICATION

A. Computational Artifact A₁

Relation To Contributions

Provided the source code for:

- HDL for hardware synthesise result.
- Setting up performance emulation framework for M³XU.
- Performance emulation of case study application using M³XU.

Expected Results

- Area energy consumption of M³XU.
- Raw performance data including throughput and latency of M³XU.
- End to end latency of application M³XU.

Algorithm A should be faster than Algorithms C and B in all GPU scenarios.

Expected Reproduction Time (in Minutes)

- 5 hrs for HDL synthesization.
- 120 hrs for M³XU microbenchmark on all input sizes.
- 24 hrs for case study applications.

The expected computational time of this artifact on GPU X is 20 min.

Artifact Setup (incl. Inputs)

Hardware: Nvidia A100 DGX Station. Or equivalent system installed with Nvidia A100 PICE GPUs.

Software:

- Linux kernel version 5.4.0-81-generic
- CUDA 11.4, driver 470.57.0
- Synopsis design compiler with the 45nm FreePDK45 library
- Nvidia cutlass

Datasets: Input data are synthetic by framework or provided.

Installation and Deployem: Configuration and build commands are provided.

Artifact Execution

- follow README.md for cutlass installation and M³XU integration.
- Configure licenses for Synopsis design compiler.
- Makefiles are provided for each case study applications.

B. Computational Artifact A₂

Relation To Contributions

Provided the source code for:

- HDL for hardware synthesise result.
- Setting up performance emulation framework for M³XU.
- Performance emulation of case study application using M³XU.

Expected Results

- Area energy consumption of M³XU.
- Raw performance data including throughput and latency of M³XU.
- End to end latency of application M³XU.

Algorithm A should be faster than Algorithms C and B in all GPU scenarios.

Expected Reproduction Time (in Minutes)

- 5 hrs for HDL synthesization.
- 120 hrs for M³XU microbenchmark on all input sizes.
- 24 hrs for case study applications.

The expected computational time of this artifact on GPU X is 20 min.

Artifact Setup (incl. Inputs)

Hardware: Nvidia A100 DGX Station. Or equivalent system installed with Nvidia A100 PICE GPUs.

Software:

- Linux kernel version 5.4.0-81-generic
- CUDA 11.4, driver 470.57.0
- Synopsis design compiler with the 45nm FreePDK45 library
- Nvidia cutlass

Datasets: Input data are synthetic by framework or provided.

Installation and Deploymen: Configuration and build commands are provided.

Artifact Execution

- follow ReadME.md for cutlass installation and M³XU integration.
- Configure licenses for Synopsis design compiler.
- Makefiles are provided for each case study applications.

C. Computational Artifact A₃-A₆

Relation To Contributions

Provided the source code for:

- HDL for hardware synthesize result.
- Setting up performance emulation framework for M³XU.
- Performance emulation of case study application using M³XU.

Expected Results

- Area energy consumption of M³XU.
- Raw performance data including throughput and latency of M³XU.
- End to end latency of application M³XU.

Algorithm A should be faster than Algorithms C and B in all GPU scenarios.

Expected Reproduction Time (in Minutes)

- 5 hrs for HDL synthesization.
- 120 hrs for M³XU microbenchmark on all input sizes.
- 24 hrs for case study applications.

The expected computational time of this artifact on GPU X is 20 min.

Artifact Setup (incl. Inputs)

Hardware: Nvidia A100 DGX Station. Or equivalent system installed with Nvidia A100 PICE GPUs.

Software:

- Linux kernel version 5.4.0-81-generic
- CUDA 11.4, driver 470.57.0
- Synopsis design compiler with the 45nm FreePDK45 library
- Nvidia cutlass

Datasets: Input data are synthetic by framework or provided.

Installation and Deploymen: Configuration and build commands are provided.

Artifact Execution

- follow ReadME.md for cutlass installation and M³XU integration.
- Configure licenses for Synopsis design compiler.
- Makefiles are provided for each case study applications.

Artifact Analysis (incl. Outputs)