

# STM32F048C6 STM32F048G6 STM32F048T6

ARM®-based 32-bit MCU, 32 KB Flash, crystal-less USB FS 2.0, 8 timers, ADC & comm. interfaces, 1.8 V

Datasheet - production data

#### **Features**

- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M0 CPU, frequency up to 48 MHz
- Memories
  - 32 Kbyte of Flash memory
  - 6 Kbyte of SRAM with HW parity
- · CRC calculation unit
- Power management
  - Digital and I/Os supply:  $V_{DD}$  = 1.8 V ± 8%
  - Analog supply: V<sub>DDA</sub> = from V<sub>DD</sub> to 3.6 V
  - Selected I/Os:  $V_{DDIO2}$  = 1.65 V to 3.6 V
  - Low power modes: Sleep, Stop
  - V<sub>BAT</sub> supply for RTC and backup registers
- Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC with x6 PLL option
  - Internal 40 kHz RC oscillator
  - Internal 48 MHz oscillator with automatic trimming based on ext. synchronization
- Up to 36 fast I/Os
  - All mappable on external interrupt vectors
  - Up to 37 I/Os with 5 V tolerant capability and 8 with independent supply V<sub>DDIO2</sub>
- 5-channel DMA controller
- One 12-bit, 1.0 µs ADC (10 channels)
  - Conversion range: 0 to 3.6 V
  - Separate analog supply: 2.4 V to 3.6 V
- Up to 14 capacitive sensing channels for touchkey, linear and rotary touch sensors
- Calendar RTC with alarm and periodic wakeup from Stop



#### Nine timers

- One 16-bit advanced-control timer for six channel PWM output
- One 32-bit and four 16-bit timers, with up to four IC/OC, OCN, usable for IR control decoding
- Independent and system watchdog timers
- SysTick timer
- Communication interfaces
  - One I<sup>2</sup>C interface supporting Fast Mode Plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus and wakeup
  - Two USARTs supporting master synchronous SPI and modem control; one with ISO7816 interface, LIN, IrDA, auto baud rate detection and wakeup feature
  - Up to two SPIs (18 Mbit/s) with 4 to 16 programmable bit frames, one with I<sup>2</sup>S interface multiplexed
  - USB 2.0 full-speed interface, able to run from internal 48 MHz oscillator and with BCD and LPM support
- · HDMI CEC, wakeup on header reception
- Serial wire debug (SWD)
- 96-bit unique ID
- All packages ECOPACK<sup>®</sup>2

## **Contents**

1	Intro	duction		8
2	Desc	ription .		9
3	Func	tional o	verview	. 12
	3.1	ARM®-	Cortex $^{ ext{ iny B}}$ -M0 core with embedded Flash and SRAM $\dots\dots\dots$	. 12
	3.2	Memori	es	. 12
	3.3	Boot me	odes	. 12
	3.4	Cyclic r	edundancy check calculation unit (CRC)	. 13
	3.5	Power r	management	. 13
		3.5.1	Power supply schemes	13
		3.5.2	Power-on reset	13
		3.5.3	Low-power modes	13
	3.6	Clocks	and startup	. 14
	3.7	Genera	I-purpose inputs/outputs (GPIOs)	. 16
	3.8	Direct n	nemory access controller (DMA)	. 16
	3.9	Interrup	ots and events	. 16
		3.9.1	Nested vectored interrupt controller (NVIC)	16
		3.9.2	Extended interrupt/event controller (EXTI)	16
	3.10	Analog	to digital converter (ADC)	. 17
		3.10.1	Temperature sensor	
		3.10.2	Internal voltage reference (V <sub>REFINT</sub> )	
		3.10.3	V <sub>BAT</sub> battery voltage monitoring	
	3.11		sensing controller (TSC)	
	3.12		and watchdogs	
			Advanced-control timer (TIM1)	
		3.12.2	General-purpose timers (TIM23, TIM14, 16, 17)	
		3.12.3	Independent watchdog (IWDG)	
		3.12.4 3.12.5	System window watchdog (WWDG)	
	3.13		ne clock (RTC) and backup registers	
	3.14		tegrated circuit interfaces (I <sup>2</sup> C)	
	3.14		al synchronous/asynchronous receiver transmitters (USART)	
	ა. 13	Univers	ai synonionous/asynonionous receiver transmitters (USART) .	. 23



	3.16	Serial <sub>I</sub>	peripheral interface (SPI)/Inter-integrated sound interfaces (I <sup>2</sup> S) .	. 24
	3.17		efinition multimedia interface (HDMI) - consumer	. 25
	3.18	Univers	sal serial bus (USB)	. 25
	3.19	Clock r	recovery system (CRS)	. 25
	3.20	Serial	wire debug port (SW-DP)	. 25
4	Pino	uts and	pin descriptions	. 26
5	Mem	ory ma <sub>l</sub>	pping	. 36
6	Elect	rical ch	naracteristics	. 39
	6.1	Param	eter conditions	. 39
		6.1.1	Minimum and maximum values	. 39
		6.1.2	Typical values	. 39
		6.1.3	Typical curves	. 39
		6.1.4	Loading capacitor	. 39
		6.1.5	Pin input voltage	. 39
		6.1.6	Power supply scheme	. 40
		6.1.7	Current consumption measurement	. 41
	6.2	Absolu	ite maximum ratings	. 42
	6.3	Operat	ting conditions	. 44
		6.3.1	General operating conditions	. 44
		6.3.2	Operating conditions at power-up / power-down	. 45
		6.3.3	Embedded reference voltage	. 45
		6.3.4	Supply current characteristics	. 46
		6.3.5	Wakeup time from low-power mode	. 55
		6.3.6	External clock source characteristics	. 56
		6.3.7	Internal clock source characteristics	. 62
		6.3.8	PLL characteristics	. 65
		6.3.9	Memory characteristics	. 66
		6.3.10	EMC characteristics	. 66
		6.3.11	Electrical sensitivity characteristics	. 68
		6.3.12	I/O current injection characteristics	. 68
		6.3.13	I/O port characteristics	. 69
		6.3.14	NRST and NPOR pin characteristics	. 75
		6.3.15	12-bit ADC characteristics	. 77



9	Revi	sion his	story	1
8	Part	number	ing 10	0
		7.4.1	Reference document	<del>)</del> 9
	7.4	Therma	al characteristics 9	9
	7.3	UFQFF	PN28 package information	96
	7.2	WLCSF	P36 package information	)3
	7.1	UFQFF	PN48 package information	90
7	Pack	age info	ormation	0
		6.3.19	Communication interfaces	32
		6.3.18	Timer characteristics	31
		6.3.17	V <sub>BAT</sub> monitoring characteristics	31
		6.3.16	Temperature sensor characteristics	31

# List of tables

Table 1.	STM32F048x device features and peripheral counts	10
Table 2.	Temperature sensor calibration values	17
Table 3.	Internal voltage reference calibration values	
Table 4.	Capacitive sensing GPIOs available on STM32F048x6 devices	18
Table 5.	No. of capacitive sensing channels available on STM32F048x6 devices	19
Table 6.	Timer feature comparison	
Table 7.	Comparison of I2C analog and digital filters	22
Table 8.	STM32F048x6 I <sup>2</sup> C implementation	23
Table 9.	STM32F048x6 USART implementation	23
Table 10.	STM32F048x6 SPI/I2S implementation	24
Table 11.	Legend/abbreviations used in the pinout table	28
Table 12.	STM32F048x6 pin definitions	28
Table 13.	Alternate functions selected through GPIOA_AFR registers for port A	33
Table 14.	Alternate functions selected through GPIOB_AFR registers for port B	34
Table 15.	Alternate functions selected through GPIOF_AFR registers for port F	35
Table 16.	STM32F048x6 peripheral register boundary addresses	37
Table 17.	Voltage characteristics	
Table 18.	Current characteristics	43
Table 19.	Thermal characteristics	43
Table 20.	General operating conditions	44
Table 21.	Operating conditions at power-up / power-down	45
Table 22.	Embedded internal reference voltage	45
Table 23.	Typical and maximum current consumption from $V_{DD}$ supply at $V_{DD} = 1.8 \text{ V} \dots$	47
Table 24.	Typical and maximum current consumption from the V <sub>DDA</sub> supply	48
Table 25.	Typical and maximum consumption in Stop mode	48
Table 26.	Typical and maximum current consumption from the V <sub>BAT</sub> supply	49
Table 27.	Typical current consumption, code executing from Flash, running from HSE	
	8 MHz crystal	50
Table 28.	Switching output I/O current consumption	
Table 29.	Peripheral current consumption	53
Table 30.	Low-power mode wakeup timings	
Table 31.	High-speed external user clock characteristics	56
Table 32.	Low-speed external user clock characteristics	
Table 33.	HSE oscillator characteristics	
Table 34.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	60
Table 35.	HSI oscillator characteristics	
Table 36.	HSI14 oscillator characteristics	
Table 37.	HSI48 oscillator characteristics	
Table 38.	LSI oscillator characteristics	
Table 39.	PLL characteristics	
Table 40.	Flash memory characteristics	
Table 41.	Flash memory endurance and data retention	
Table 42.	EMS characteristics	
Table 43.	EMI characteristics	
Table 44.	ESD absolute maximum ratings	
Table 45.	Electrical sensitivities	
Table 46.	I/O current injection susceptibility	
Table 47.	I/O static characteristics	69



#### STM32F048C6 STM32F048G6 STM32F048T6

Table 48.	Output voltage characteristics	73
Table 49.	I/O AC characteristics	74
Table 50.	NRST pin characteristics	76
Table 51.	NPOR pin characteristics	76
Table 52.	ADC characteristics	77
Table 53.	R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz	78
Table 54.	ADC accuracy	
Table 55.	TS characteristics	81
Table 56.	V <sub>BAT</sub> monitoring characteristics	81
Table 57.	TIMx characteristics	81
Table 58.	IWDG min/max timeout period at 40 kHz (LSI)	82
Table 59.	WWDG min/max timeout value at 48 MHz (PCLK)	82
Table 60.	I2C analog filter characteristics	83
Table 61.	SPI characteristics	84
Table 62.	I <sup>2</sup> S characteristics	86
Table 63.	USB electrical characteristics	89
Table 64.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	91
Table 65.	WLCSP36 - 36-pin, 2.605 x 2.703 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	93
Table 66.	WLCSP36 recommended PCB design rules	94
Table 67.	UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	96
Table 68.	Package thermal characteristics	99
Table 69.	Ordering information scheme	100
Table 70.	Document revision history	101



# List of figures

Figure 1.	Block diagram	11
Figure 2.	Clock tree	15
Figure 3.	UFQFPN48 48-pin package pinout (top view)	26
Figure 4.	WLCSP36 36-pin package ball-out	27
Figure 5.	UFQFPN28 28-pin package (top view)	27
Figure 6.	STM32F048x6 memory map	36
Figure 7.	Pin loading conditions	39
Figure 8.	Pin input voltage	39
Figure 9.	Power supply scheme	
Figure 10.	Current consumption measurement scheme	41
Figure 11.	High-speed external clock source AC timing diagram	
Figure 12.	Low-speed external clock source AC timing diagram	57
Figure 13.	Typical application with an 8 MHz crystal	
Figure 14.	Typical application with a 32.768 kHz crystal	
Figure 15.	HSI oscillator accuracy characterization results for soldered parts	
Figure 16.	HSI14 oscillator accuracy characterization results	
Figure 17.	HSI48 oscillator accuracy characterization results	
Figure 18.	TC and TTa I/O input characteristics	
Figure 19.	Five volt tolerant (FT and FTf) I/O input characteristics	
Figure 20.	I/O AC characteristics definition	
Figure 21.	Recommended NRST pin protection	
Figure 22.	ADC accuracy characteristics	
Figure 23.	Typical connection diagram using the ADC	
Figure 24.	SPI timing diagram - slave mode and CPHA = 0	
Figure 25.	SPI timing diagram - slave mode and CPHA = 1	
Figure 26.	SPI timing diagram - master mode	
Figure 27.	I2S slave timing diagram (Philips protocol)	
Figure 28.	I2S master timing diagram (Philips protocol)	88
Figure 29.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	90
Figure 30.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	
Figure 31.	UFQFPN48 marking example (package top view)	92
Figure 32.	WLCSP36 - 36-pin, 2.605 x 2.703 mm, 0.4 mm pitch wafer level chip scale	
	package outline	93
Figure 33.	WLCSP36 - 36-pin, 2.605 x 2.703 mm, 0.4 mm pitch wafer level chip scale	
	package recommended footprint	
Figure 34.	WLCSP36 marking example (package top view)	95
Figure 35.	UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	96
Figure 36.	UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	
Figure 37.	UFQFPN28 marking example (package top view)	98



## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F048x6 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website <a href="https://www.st.com">www.st.com</a>.

For information on the ARM $^{\otimes}$  Cortex $^{\otimes}$ -M0 core, please refer to the Cortex $^{\otimes}$ -M0 Technical Reference Manual, available from the www.arm.com website.



**77** 

## 2 Description

The STM32F048x6 microcontrollers incorporate the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded memories (32 Kbyte of Flash memory and 6 Kbyte of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (one I2C, two SPIs/one I2S, one HDMI CEC and two USARTs), one USB Full speed device (crystal-less), one 12-bit ADC, four general-purpose 16-bit timers, a 32-bit timer and an advanced-control PWM timer.

The STM32F048x6 microcontrollers operate in the -40 to +85  $^{\circ}$ C and -40 to +105  $^{\circ}$ C temperature ranges, at a 1.8 V ± 8% power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F048x6 microcontrollers include devices in three different packages ranging from 36 pins to 48 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included. The description below provides an overview of the complete range of STM32F048x6 peripherals proposed.


These features make the STM32F048x6 microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.



Table 1. STM32F048x device features and peripheral counts

Peripheral		STM32F048G6	STM32F048T6	STM32F048C6	
Flash (Kbytes)		32			
SRAM (Kbytes	)		6		
Timers	Advanced control	1 (16-bit)			
Timers	General purpose		4 (16-bit) 1 (32-bit)		
	SPI [I2S] <sup>(1)</sup>	1	[1]	2 [1]	
_	I <sup>2</sup> C		1		
Comm. interfaces	USART	2			
	USB	1			
	CEC	1			
12-bit ADC (number of cha	annels)	1 (10 ext. + 3 int.)			
GPIOs		24	30	38	
Capacitive sen	sing channels	11	14	14	
Max. CPU frequency		48 MHz			
Operating voltage		1.8 V ± 8%			
Operating temperature		Ambient operating temperature: -40°C to 85 °C / -40°C to 105°C Junction temperature: -40°C to 105°C / -40°C to 125°C			
Packages		UFQFPN28	WLCSP36	UFQFPN48	

<sup>1.</sup> The SPI1 interface can be used either in SPI mode or in I2S audio mode.






Figure 1. Block diagram

#### 3 Functional overview

## 3.1 ARM®-Cortex®-M0 core with embedded Flash and SRAM

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F0xx family has an embedded ARM core and is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

#### 3.2 Memories

The device has the following features:

- 6 Kbyte of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
  - 32 Kbyte of embedded Flash memory for programs and data
  - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex<sup>®</sup>-M0 serial wire) and boot in RAM selection disabled

#### 3.3 Boot modes

At startup, the boot pin and boot selector option bits are used to select one of the three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot pin is shared with the standard GPIO and can be disabled through the boot selector option bits. The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10 or I2C on pins PB6/PB7 or through the USB DFU interface.



## 3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 3.5 Power management

#### 3.5.1 Power supply schemes

- $V_{DD}$  = 1.8 V ± 8%: external power supply for I/Os and digital logic. Provided externally through  $V_{DD}$  pins.
- V<sub>DDA</sub> = from V<sub>DD</sub> to 3.6 V: external analog power supply for ADC, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the ADC is used). The V<sub>DDA</sub> voltage level must be always greater or equal to the V<sub>DD</sub> voltage level and must be provided first.
- V<sub>DDIO2</sub> = 1.65 to 3.6 V: external power supply for marked I/Os. Provided externally through the VDDIO2 pin. The V<sub>DDIO2</sub> voltage level is completely independent from V<sub>DD</sub> or V<sub>DDA</sub>, but it must not be provided without a valid supply on V<sub>DD</sub>. The V<sub>DDIO2</sub> supply is monitored and compared with the internal reference voltage (V<sub>REFINT</sub>). When the V<sub>DDIO2</sub> is below this threshold, all the I/Os supplied from this rail are disabled by hardware. The output of this comparator is connected to EXTI line 31 and it can be used to generate an interrupt. Refer to the pinout diagrams or tables for concerned I/Os list.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

For more details on how to connect power pins, refer to Figure 9: Power supply scheme.

#### 3.5.2 Power-on reset

To guarantee a proper power-on reset, the NPOR pin must be held low until  $V_{DD}$  is stable. When  $V_{DD}$  is stable, the reset state can be exited either by:

- putting the NPOR pin in high impedance (NPOR pin has an internal pull-up), or by
- forcing the pin to high level by connecting it to V<sub>DDA</sub>.

#### 3.5.3 Low-power modes

The STM32F048x6 microcontrollers support two low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.



#### Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, RTC, I2C1, USART1, USART2, USB,  $V_{DDIO2}$  supply comparator or the CEC.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop mode.

### 3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.

Additionally, also the internal RC 48 MHz oscillator can be selected for system clock or PLL input source. This oscillator can be automatically fine-trimmed by the means of the CRS peripheral using the external synchronization.



**FLITFCLK** to Flash programming interface HSI CRS 4 to I2C1 ▶ to I2S1 48 MHz HSI48 HSI48 RC LSE ◆ to CEC 8 MHz HSI /244 HSI RC to AHB bus, core, memory and DMA **HCLK** SW /8 ▶ to cortex System timer **PLLSRC PLLMUL** ► FCLK Cortex free running clock HSI PLL APB AHB /1,2, **PLLCLK** → to APB peripherals x2,x3, prescaler prescaler 3,..16 x16 /1,2,4,8,16 . /1,2,...512 HSE **PREDIV SYSCLK** css ► to TIM1,2,3, 14,16,17 If (APB1 prescaler =1) x1 else x2 OSC\_OUT [ 4-32 MHz **PCLK HSE OSC** OSC\_IN SYSCLK ▶ to USART1 HSI LSE /32 **RTCCLK** OSC32\_IN [ LSE OSC → to RTC LSE 32.768kHz OSC32\_OUT[ HSI48 to USB RTCSEL[1:0] **PLLCLK** LSI RC LSI to IWDG 40kHz **PLLNODIV** /1,2| PLLCLK HSI **MCOPRE** Main clock -HSI48 14 MHz HSI14 to ADC output - HSI14 - HSE - SYSCLK - LSI - LSE /1,2,4, MCO HSI14 RC asynchronous clock input .. 128 → to TIM14 MCO MS33179V1

Figure 2. Clock tree

#### 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

#### 3.8 Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPI, I2S, I2C, USART, all TIMx timers (except TIM14) and ADC.

### 3.9 Interrupts and events

#### 3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex -M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- · Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 37 GPIOs can be connected to the 16 external interrupt lines.



## 3.10 Analog to digital converter (ADC)

The 12-bit analog to digital converter has up to 10 external and 3 internal (temperature sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

#### 3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V<sub>SENSE</sub> that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C ( $\pm$ 5 °C), V <sub>DDA</sub> = 3.3 V ( $\pm$ 10 mV)	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (±5 °C), V <sub>DDA</sub> = 3.3 V (±10 mV)	0x1FFF F7C2 - 0x1FFF F7C3

Table 2. Temperature sensor calibration values

## 3.10.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 3. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (±5 °C), V <sub>DDA</sub> = 3.3 V (±10 mV)	0x1FFF F7BA - 0x1FFF F7BB



#### 3.10.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC\_IN18. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the  $V_{BAT}$  pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the  $V_{BAT}$  voltage.

## 3.11 Touch sensing controller (TSC)

The STM32F048x6 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 1413 capacitive sensing channels distributed over 5 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Table 4. Capacitive sensing GPIOs available on STM32F048x6 devices

Group Capacitive sensing signal name		Pin name
	TSC_G1_IO1	PA0
1	TSC_G1_IO2	PA1
ı	TSC_G1_IO3	PA2
	TSC_G1_IO4	PA3
	TSC_G2_IO1	PA4
2	TSC_G2_IO2	PA5
2	TSC_G2_IO3	PA6
	TSC_G2_IO4	PA7
3	TSC_G3_IO2	PB0
3	TSC_G3_IO3	PB1

Group	Pin name	
	TSC_G4_IO1	PA9
4	TSC_G4_IO2	PA10
4	TSC_G4_IO3	PA11
	TSC_G4_IO4	PA12
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
3	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7



Table 5. No. of capacitive sensing channels available on STM32F048x6 devices

	Number of capacitive sensing channels			
Analog I/O group	STM32F048C6 UQFPN48	STM32F048T6 WLCSP36	STM32F048G6 UQFPN28	
G1	3	3	3	
G2	3	3	3	
G3	1	1	0	
G4	3	3	1	
G5	3	3	3	
Number of capacitive sensing channels	13	13	10	

## 3.12 Timers and watchdogs

The STM32F048x6 devices include up to five general-purpose timers and an advanced control timer.

Table 6 compares the features of the different timers.

Table 6. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
	TIM2 32-bit do		Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
General	TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
purpose	TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No
	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	Yes

#### 3.12.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

#### 3.12.2 General-purpose timers (TIM2..3, TIM14, 16, 17)

There are five synchronizable general-purpose timers embedded in the STM32F048x6 devices (see *Table 6* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

#### TIM2, TIM3

STM32F048x6 devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

#### **TIM14**

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

#### TIM16 and TIM17

Both timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

They each have a single channel for input capture/output compare, PWM or one-pulse mode output.

TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

#### 3.12.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop mode. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.12.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.12.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source (HCLK or HCLK/8)

## 3.13 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 day of the month.
- Programmable alarm with wake up from Stop mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32

## 3.14 Inter-integrated circuit interfaces (I<sup>2</sup>C)

The I<sup>2</sup>C interface (I2C1) can operate in multimaster or slave modes. It can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with extra output drive.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). It also includes programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements.     Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

Table 7. Comparison of I2C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent



from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interface can be served by the DMA controller.

Table 8. STM32F048x6 I<sup>2</sup>C implementation

I2C features <sup>(1)</sup>	I2C1
7-bit addressing mode	Χ
10-bit addressing mode	Х
Standard mode (up to 100 kbit/s)	Х
Fast mode (up to 400 kbit/s)	Х
Fast Mode Plus with output drive I/Os (up to 1 Mbit/s)	Х
Independent clock	Х
SMBus	Х
Wakeup from STOP	Х

<sup>1.</sup> X = supported.

# 3.15 Universal synchronous/asynchronous receiver transmitters (USART)

The device embeds two universal synchronous/asynchronous receiver transmitters (USART1, USART2), which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

Table 9. STM32F048x6 USART implementation

USART modes/features <sup>(1)</sup>	USART1	USART2
Hardware flow control for modem	X	Х
Continuous communication using DMA	X	Х
Multiprocessor communication	Х	Х
Synchronous mode	X	Х
Smartcard mode	Х	-
Single-wire half-duplex communication	X	X
IrDA SIR ENDEC block	X	-
LIN mode	X	-
Dual clock domain and wakeup from Stop mode	Х	-



USART modes/features <sup>(1)</sup>	USART1	USART2
Receiver timeout interrupt	X	-
Modbus communication	Х	-
Auto baud rate detection	Х	-
Driver Enable	Х	Х

Table 9. STM32F048x6 USART implementation (continued)

# 3.16 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I<sup>2</sup>S)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I<sup>2</sup>S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 10. STM32F048x6 SPI/I2S implementation

SPI features <sup>(1)</sup>	SPI1	SPI2
Hardware CRC calculation	Х	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I2S mode	Х	-
TI mode	X	Х

<sup>1.</sup> X = supported.

<sup>1.</sup> X = supported.

# 3.17 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI\_CEC controller to wakeup the MCU from Stop mode on data reception.

## 3.18 Universal serial bus (USB)

The STM32F048x6 embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.

## 3.19 Clock recovery system (CRS)

The STM32F048x6 embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

## 3.20 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

## 4 Pinouts and pin descriptions




Figure 3. UFQFPN48 48-pin package pinout (top view)

577





Figure 4. WLCSP36 36-pin package ball-out

Figure 5. UFQFPN28 28-pin package (top view)



1. Pin pair PA11/12 can be remapped instead of pin pair PA9/10 using the SYSCFG\_CFGR1 register.

Table 11. Legend/abbreviations used in the pinout table

NI-		1	Definition					
Na	me	Abbreviation Definition						
Pin n	name		specified in brackets below the pin name, the pin function during and ame as the actual pin name					
		S	Supply pin					
Pin	type	I	Input only pin					
		I/O	Input / output pin					
		FT	5 V tolerant I/O					
		FTf 5 V tolerant I/O, FM+ capable						
		TTa 3.3 V tolerant I/O directly connected to ADC						
I/O str	ucture	TC	Standard 3.3 V I/O					
		POR	External power-on reset pin with embedded weak pull-up resistor, powered from $V_{\mbox{\scriptsize DDA}}$					
		RST	Bidirectional reset pin with embedded weak pull-up resistor					
No	tes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.						
Pin	Alternate functions	Functions selected	d through GPIOx_AFR registers					
functions	Additional functions	Functions directly	selected/enabled through peripheral registers					

Table 12. STM32F048x6 pin definitions

Pir	n numb	ers			4		Pin functions	
UFQFPN48	WLCSP36	UFQFPN28	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
1	-	-	VBAT	S	-	-	Backup power su	pply
2	A6	-	PC13	I/O	TC	(1)(2)	-	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT
3	В6	-	PC14-OSC32_IN (PC14)	I/O	TC	(1) (2)	-	OSC32_IN
4	C6	-	PC15-OSC32_OUT (PC15)	I/O	TC	(1) (2)	-	OSC32_OUT
5	B5	2	PF0-OSC_IN (PF0)	I/O	FTf	-	CRS_ SYNC I2C1_SDA	OSC_IN
6	C5	3	PF1-OSC_OUT (PF1)	I/O	FTf	-	I2C1_SCL	OSC_OUT

Table 12. STM32F048x6 pin definitions (continued)

Pir	numb	ers			4		Pin functions	
UFQFPN48	WLCSP36	UFQFPN28	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
7	D5	4	NRST	I/O	RST	-	Device reset input / internal re low)	set output (active
8	D6	16	VSSA	S		-	Analog ground	d
9	E5	5	VDDA	S		-	Analog power su	pply
10	F6	6	PA0	I/O	ТТа	ı	USART2_CTS, TIM2_CH1_ETR, TSC_G1_IO1	RTC_TAMP2, WKUP1, ADC_IN0,
11	D4	7	PA1	I/O	ТТа	ı	USART2_RTS, TIM2_CH2, TSC_G1_IO2, EVENTOUT	ADC_IN1
12	E4	8	PA2	I/O	TTa		USART2_TX, TIM2_CH3, TSC_G1_IO3	ADC_IN2, WKUP4
13	F5	9	PA3	I/O	ТТа	-	USART2_RX, TIM2_CH4, TSC_G1_IO4	ADC_IN3
14	С3	10	PA4	I/O	TTa	1	SPI1_NSS, I2S1_WS, TIM14_CH1, TSC_G2_IO1, USART2_CK USB_NOE	ADC_IN4
15	D3	11	PA5	I/O	TTa	-	SPI1_SCK, I2S1_CK, CEC, TIM2_CH1_ETR, TSC_G2_IO2	ADC_IN5
16	E3	12	PA6	I/O	TTa	-	SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, TSC_G2_IO3, EVENTOUT	ADC_IN6
17	F4	13	PA7	I/O	TTa	-	SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, TSC_G2_IO4, EVENTOUT	
18	F3	14	PB0	I/O	ТТа	ı	TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT	ADC_IN8
19	F2	-	PB1	I/O	ТТа	ı	TIM3_CH4, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3 ADC_IN9	
20	D2	15	NPOR	I	POR	(3)	Device power-on res	et input



Table 12. STM32F048x6 pin definitions (continued)

Pir	numb	oers					Pin functions	5
UFQFPN48	WLCSP36	UFQFPN28	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
21	-	-	PB10	I/O	FTf	-	SPI2_SCK, CEC, TSC_SYNC, TIM2_CH3, I2C1_SCL	-
22	-	-	PB11	I/O	FTf	-	TIM2_CH4, EVENTOUT, I2C1_SDA	-
23	F1	16	VSS	S	-	-	Ground	
24	-	17	VDD	S	-	-	Digital power sup	oply
25	-	-	PB12	I/O	FT	-	TIM1_BKIN, SPI2_NSS, EVENTOUT	-
26	-	-	PB13	I/O	FTf	-	SPI2_SCK, TIM1_CH1N, I2C1_SCL	-
27	1	-	PB14	I/O	FTf	-	SPI2_MISO, TIM1_CH2N, I2C1_SDA	-
28	-	-	PB15	I/O	FT	-	SPI2_MOSI, TIM1_CH3N	WKUP7, RTC_REFIN
29	E2	-	PA8	I/O	FT	(4)	USART1_CK, TIM1_CH1, EVENTOUT, MCO, CRS_SYNC	-
30	D1	19	PA9	I/O	FTf	(4)	USART1_TX, TIM1_CH2, TSC_G4_IO1, I2C1_SCL	-
31	C1	20	PA10	I/O	FTf	(4)	USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2, I2C1_SDA	-
32	C2	19 <sup>(4)</sup>	PA11	I/O	FTf	(4)	USART1_CTS, TIM1_CH4, COMP1_OUT, TSC_G4_IO3, EVENTOUT, I2C1_SCL	USB_DM
33	A1	20 <sup>(4)</sup>	PA12	I/O	FTf	(4)	USART1_RTS, TIM1_ETR, TSC_G4_IO4, EVENTOUT, I2C1_SDA	USB_DP
34	B1	21	PA13	I/O	FT	(4)(5)	IR_OUT, SWDIO USB_NOE	-
35	-	-	VSS	S	-	-	Ground	
36	E1	18	VDDIO2	S	-	-	Digital power su	oply

Table 12. STM32F048x6 pin definitions (continued)

Pir	n numb	ers			_		Pin functions	3
UFQFPN48	WLCSP36	UFQFPN28	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
37	B2	22	PA14	I/O	FT	(4) (5)	USART2_TX, SWCLK	-
38	A2	23	PA15	I/O	FT	(4)	SPI1_NSS, I2S1_WS, USART2_RX, TIM2_CH1_ETR, EVENTOUT, USB_NOE	-
39	В3	24	PB3	I/O	FT	-	SPI1_SCK, I2S1_CK, TIM2_CH2, TSC_G5_IO1, EVENTOUT	-
40	A3	25	PB4	I/O	FT	-	SPI1_MISO, I2S1_MCK, TIM17_BKIN, TIM3_CH1, TSC_G5_IO2, EVENTOUT	-
41	E6	26	PB5	I/O	FT	-	SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2	WKUP6
42	C4	27	PB6	I/O	FTf	-	I2C1_SCL, USART1_TX, TIM16_CH1N, TSC_G5_I03	-
43	A4	28	PB7	I/O	FTf	-	I2C1_SDA, USART1_RX, USART4_CTS, TIM17_CH1N, TSC_G5_IO4	-
44	1	-	PF11 BOOT0	I/O	FTf	-	-	Boot memory selection
-	B4	1	PB8 BOOT0	I/O	FTf	-	I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC	Boot memory selection
45	-	-	PB8	I/O	FTf	-	I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC	
46	1	-	PB9	I/O	FTf	-	SPI2_NSS, I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT	
47	-	-	VSS	S	-	-	Ground	
48	A5	-	VDD	S	-	-	Digital power sup	oply

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF.

- These GPIOs must not be used as current sources (e.g. to drive an LED).

<sup>3.</sup> This pin is powered by  $V_{DDA}$ .



<sup>2.</sup> After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.

- 4. Pin pair PA11/12 can be remapped instead of pin pair PA9/10 using SYSCFG\_CFGR1 register.
- 5. After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.



Table 13. Alternate functions selected through GPIOA\_AFR registers for port A

Pin name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	-	USART2_CTS	TIM2_CH1_ETR	TSC_G1_IO1	-	-	-	-
PA1	EVENTOUT	USART2_RTS	TIM2_CH2	TSC_G1_IO2	-	-	-	-
PA2	-	USART2_TX	TIM2_CH3	TSC_G1_IO3	-	-	-	-
PA3	-	USART2_RX	TIM2_CH4	TSC_G1_IO4	-	-	-	-
PA4	SPI1_NSS, I2S1_WS	USART2_CK	USB_NOE	TSC_G2_IO1	TIM14_CH1	-	-	-
PA5	SPI1_SCK, I2S1_CK	CEC	TIM2_CH1_ETR	TSC_G2_IO2	-	-	-	-
PA6	SPI1_MISO, I2S1_MCK	TIM3_CH1	TIM1_BKIN	TSC_G2_IO3	-	TIM16_CH1	EVENTOUT	-
PA7	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM1_CH1N	TSC_G2_IO4	TIM14_CH1	TIM17_CH1	EVENTOUT	-
PA8	MCO	USART1_CK	TIM1_CH1	EVENTOUT	CRS_SYNC	-	-	-
PA9	-	USART1_TX	TIM1_CH2	TSC_G4_IO1	I2C1_SCL	MCO	-	-
PA10	TIM17_BKIN	USART1_RX	TIM1_CH3	TSC_G4_IO2	I2C1_SDA	-	-	-
PA11	EVENTOUT	USART1_CTS	TIM1_CH4	TSC_G4_IO3	-	I2C1_SCL	-	-
PA12	EVENTOUT	USART1_RTS	TIM1_ETR	TSC_G4_IO4	-	I2C1_SDA	-	-
PA13	SWDIO	IR_OUT	USB_NOE	-	-	-	-	-
PA14	SWCLK	USART2_TX	-	-	-	-	-	-
PA15	SPI1_NSS, I2S1_WS	USART2_RX	TIM2_CH1_ETR	EVENTOUT	-	USB_NOE	-	-

Table 14. Alternate functions selected through GPIOB\_AFR registers for port B

Pin name	AF0	AF1	AF2	AF3	AF4	AF5
PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N	TSC_G3_IO2	-	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TSC_G3_IO3	-	-
PB3	SPI1_SCK, I2S1_CK	EVENTOUT	TIM2_CH2	TSC_G5_IO1	-	-
PB4	SPI1_MISO, I2S1_MCK	TIM3_CH1	EVENTOUT	TSC_G5_IO2	-	TIM17_BKIN
PB5	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM16_BKIN	I2C1_SMBA	-	-
PB6	USART1_TX	I2C1_SCL	TIM16_CH1N	TSC_G5_IO3	-	-
PB7	USART1_RX	I2C1_SDA	TIM17_CH1N	TSC_G5_IO4	-	-
PB8	CEC	I2C1_SCL	TIM16_CH1	TSC_SYNC	-	-
PB9	IR_OUT	I2C1_SDA	TIM17_CH1	EVENTOUT	-	SPI2_NSS
PB10	CEC	I2C1_SCL	TIM2_CH3	TSC_SYNC	-	SPI2_SCK
PB11	EVENTOUT	I2C1_SDA	TIM2_CH4	-	-	-
PB12	SPI2_NSS	EVENTOUT	TIM1_BKIN	-	-	-
PB13	SPI2_SCK	-	TIM1_CH1N	-	-	I2C2_SCL
PB14	SPI2_MISO	-	TIM1_CH2N	-	-	I2C2_SDA
PB15	SPI2_MOSI	-	TIM1_CH3N	-	-	-



Table 15. Alternate functions selected through GPIOF\_AFR registers for port F

Pin name	AF0	AF1
PF0	CRS_SYNC	I2C1_SDA
PF1	-	I2C1_SCL

# 5 Memory mapping




Figure 6. STM32F048x6 memory map



Table 16. STM32F048x6 peripheral register boundary addresses

Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 0C00 - 0x4800 13FF	2 KB	Reserved
AHB2	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH Interface
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 3C00 - 0x4001 43FF	2 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
APB	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG + COMP
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved

Table 16. STM32F048x6 peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4000 7C00 - 0x4000 7FFF	1 KB	Reserved
	0x4000 7800 - 0x4000 7BFF	1 KB	CEC
	0x4000 7400 - 0x4000 77FF	1 KB	Reserved
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6C00 - 0x4000 6FFF	1 KB	CRS
	0x4000 6400 - 0x4000 6BFF	2 KB	Reserved
	0x4000 6000 - 0x4000 63FF	1 KB	USB RAM
	0x4000 5C00 - 0x4000 5FFF	1 KB	USB
	0x4000 5800 - 0x4000 5BFF	1 KB	Reserved
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 4800 - 0x4000 53FF	3 KB	Reserved
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
APB	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
APB	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 0800 - 0x4000 1FFF	6 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

### 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3σ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 1.8 V and  $V_{DDA}$  = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean ±2σ).

## 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor


The loading conditions used for pin parameter measurement are shown in *Figure 7*.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 8*.



### 6.1.6 Power supply scheme




Caution:

Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

57

# 6.1.7 Current consumption measurement

Figure 10. Current consumption measurement scheme



# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 17: Voltage characteristics*, *Table 18: Current characteristics* and *Table 19: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 17. Voltage characteristics<sup>(1)</sup>

Symbol	Ratings	Min	Max	Unit
$V_{DD}$ – $V_{SS}$	External main supply voltage	-0.3	1.95	V
V <sub>DDIO2</sub> -V <sub>SS</sub>	External I/O supply voltage	-0.3	4.0	V
$V_{DDA}-V_{SS}$	External analog supply voltage	-0.3	4.0	٧
V <sub>DD</sub> -V <sub>DDA</sub>	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	٧
V <sub>BAT</sub> -V <sub>SS</sub>	External backup supply voltage	-0.3	4.0	V
	Input voltage on FT and FTf pins	V <sub>SS</sub> -0.3	V <sub>DDIOx</sub> + 4.0	٧
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on POR pins	V <sub>SS</sub> -0.3	4.0	V
VIN.	Input voltage on TTa pins	V <sub>SS</sub> -0.3	4.0	٧
	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0	٧
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	mV
V <sub>SSx</sub> -V <sub>SS</sub>	Variations between all the different ground pins	-	50	mV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3 sensitivity chara		

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

577

<sup>2.</sup> V<sub>IN</sub> maximum must always be respected. Refer to *Table 18: Current characteristics* for the maximum allowed injected current values.

**Table 18. Current characteristics** 

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}$	Total current into sum of all VDD power lines (source) <sup>(1)</sup>	120	
Σl <sub>VSS</sub>	Total current out of sum of all VSS ground lines (sink) <sup>(1)</sup>	-120	
I <sub>VDD(PIN)</sub>	Maximum current into each VDD power pin (source) <sup>(1)</sup>	100	
I <sub>VSS(PIN)</sub>	Maximum current out of each VSS ground pin (sink) <sup>(1)</sup>	-100	
1	Output current sunk by any I/O and control pin	25	
I <sub>IO(PIN)</sub>	Output current source by any I/O and control pin	-25	
	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	80	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	-80	mA
	Total output current sourced by sum of all I/Os supplied by VDDIO2	-40	
	Injected current on POR, FT and FTf pins	-5/+0 <sup>(4)</sup>	
$I_{\rm INJ(PIN)}^{(3)}$	Injected current on TC and RST pin	± 5	
	Injected current on TTa pins <sup>(5)</sup>	± 5	1
$\Sigma I_{\text{INJ(PIN)}}$	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	1

- 1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. A positive injection is induced by  $V_{IN} > V_{DDIOx}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 17: Voltage characteristics* for the maximum allowed input voltage values.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- On these I/Os, a positive injection is induced by V<sub>IN</sub> > V<sub>DDA</sub>. Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below *Table 54: ADC accuracy*.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 19. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C



# 6.3 Operating conditions

## 6.3.1 General operating conditions

Table 20. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	48	MHz
f <sub>PCLK</sub>	Internal APB clock frequency	-	0	48	IVI⊓∠
$V_{DD}$	Standard operating voltage	-	1.65	1.95	V
V <sub>DDIO2</sub>	I/O supply voltage	Must not be supplied if V <sub>DD</sub> is not present	1.65	3.6	V
V	Analog operating voltage (ADC not used)	Must have a potential equal	$V_{DD}$	3.6	٧
V		to or higher than V <sub>DD</sub>	2.4	3.6	V
V <sub>BAT</sub>	Backup operating voltage		1.65	3.6	V
		TC and RST I/O	-0.3	V <sub>DDIOx</sub> +0.3	
$V_{IN}$	I/O input voltage	-0.3	V <sub>DDA</sub> +0.3 <sup>(1)</sup>	V	
		FT and FTf I/O	-0.3	5.2 <sup>(1)</sup>	
	Power dissipation at T <sub>A</sub> = 85 °C	UFQFPN48	-	606	
$P_{D}$	for suffix 6 or T <sub>A</sub> = 105 °C for	WLCSP36	-	313	mW
	suffix 7 <sup>(2)</sup>	UFQFPN28	-	170	
	Ambient temperature for the	Maximum power dissipation	-40	85	°C
TA	suffix 6 version	Low power dissipation <sup>(3)</sup>	-40	105	C
IA	Ambient temperature for the	Maximum power dissipation	-40	105	°C
	suffix 7 version	Low power dissipation <sup>(3)</sup>	-40	125	°C
т.	lunction temperature resea	Suffix 6 version	-40	105	°C
TJ	Junction temperature range	Suffix 7 version	-40	125	C

<sup>1.</sup> To sustain a voltage higher than  $V_{DDIOx}$ +0.3 V, the internal pull-up/pull-down resistors must be disabled.

<sup>2.</sup> If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ . See Section 7.4: Thermal characteristics.

In low power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see Section 7.2: Thermal characteristics).

### 6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 21* are derived from tests performed under the ambient temperature condition summarized in *Table 20*.

Table 21. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
+	V <sub>DD</sub> rise time rate		0	∞	
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate	-	20	∞	μs/V
+	V <sub>DDA</sub> rise time rate		0	∞	μ5/ ν
$t_{VDDA}$	V <sub>DDA</sub> fall time rate	-	20	∞	

### 6.3.3 Embedded reference voltage

The parameters given in *Table 22* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 22. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Internal reference voltage	-40 °C < T <sub>A</sub> < +105 °C	1.16	1.2	1.25	V
V <sub>REFINT</sub>	internal reference voltage	–40 °C < T <sub>A</sub> < +85 °C	1.16	1.2	1.24 <sup>(1)</sup>	V
t <sub>S_vrefint</sub>	ADC sampling time when reading the internal reference voltage	-	4 <sup>(2)</sup>	-	-	μs
$\Delta V_{REFINT}$	Internal reference voltage spread over the temperature range	V <sub>DDA</sub> = 3 V	-	-	10 <sup>(2)</sup>	mV
T <sub>Coeff</sub>	Temperature coefficient	-	- 100 <sup>(2)</sup>	-	100 <sup>(2)</sup>	ppm/°C
T <sub>VREFINT_RDY</sub>	Internal reference voltage temporization	-	1.5	2.5	4.5	ms

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

Guaranteed by design, not tested in production. This parameter is the latency between the time when pin NPOR is set to 1 by the application and the time when the VREFINTRDYF status bit is set to 1 by the hardware.

### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f<sub>HCLK</sub> frequency:
  - 0 wait state and Prefetch OFF from 0 to 24 MHz
  - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled f<sub>PCLK</sub> = f<sub>HCLK</sub>

The parameters given in *Table 23* to *Table 27* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

477

Table 23. Typical and maximum current consumption from  $V_{DD}$  supply at  $V_{DD}$  = 1.8 V

		.s. Typical al			peripher				periphe				
mbol	Symbol	Conditions	f <sub>HCLK</sub>		N	lax @ T <sub>A</sub>	(2)		М	ax @ T <sub>A</sub>	(2)	Unit	
Syı	Para		Typ 25 °C 85 °C 105 °C		Тур	25 °C	85 °C	105 °C					
		HSI48	48 MHz	19.0	20.4	20.9	21.3	11.7	12.2	12.8	12.9		
	Supply current in Run mode, code executing from Flash		48 MHz	18.5	20.0	20.5	20.9	11.5	12.1	12.6	12.8		
		External	32 MHz	12.5	13.2	13.6	14.0	7.8	8.4	8.7	8.9		
	Sun I	clock (HSE	24 MHz	10.1	10.4	10.7	11.0	6.2	6.6	6.9	7.1		
	supply current in Run code executing from	bypass)	8 MHz	3.5	4.0	4.1	4.2	2.3	2.5	2.6	2.6	mA	
	rrent		1 MHz	0.7	0.8	0.9	1.0	0.5	0.7	0.7	8.0	1117	
	y cu		48 MHz	18.7	20.2	20.6	21.0	11.6	12.1	12.7	12.8		
	nppl	Internal	32 MHz	12.7	13.4	13.8	14.2	8.0	8.6	8.8	9.1		
	S	clock (HSI)	24 MHz	10.2	10.6	11.0	11.1	6.3	6.8	7.0	7.1		
			8 MHz	3.7	4.2	4.3	4.5	2.3	2.5	2.6	2.7		
		HSI48	48 MHz	18.2	19.6	20.0	20.4	10.9	11.4	12.0	12.2		
	as a	External clock (HSE bypass)	48 MHz	17.8	19.2	19.7	20.0	10.7	11.4	11.9	12.1		
	node SAM		32 MHz	12.1	12.6	13.0	13.4	7.2	7.6	8.0	8.3		
	tun r		24 MHz	9.6	9.9	10.1	10.4	5.6	5.9	6.3	6.5		
	in R		8 MHz	3.0	3.4	3.6	3.7	1.6	2.0	2.0	2.0		
I <sub>DD</sub>	rent		1 MHz	0.4	0.5	0.6	0.7	0.2	0.3	0.3	0.4		
	Supply current in Run mode, code executing from RAM		48 MHz	18.0	19.4	19.9	20.2	10.8	11.4	12.0	12.1		
	opos	Internal	32 MHz	12.3	12.9	13.2	13.6	7.4	7.8	8.2	8.4		
	S S	clock (HSI)	24 MHz	9.8	10.1	10.4	10.6	5.7	5.9	6.3	6.5		
			8 MHz	3.2	3.6	3.7	3.9	1.7	2.1	2.1	2.2		
		HSI48	48 MHz	10.9	12.2	13.0	13.3	2.7	2.8	2.9	3.1	mA	
	ø, ≥		48 MHz	10.7	12.1	12.8	13.1	2.6	2.7	2.8	3.0		
	mod	External	32 MHz	7.8	8.3	8.6	9.0	1.7	1.9	2.0	2.3		
	eep sh or	clock (HSE	24 MHz	6.2	6.8	7.2	7.4	1.4	1.4	1.6	1.6		
	n Sl	bypass)	8 MHz	2.0	2.5	2.6	2.7	0.5	0.5	0.6	0.6		
	ly current in uting from FI		1 MHz	0.3	0.3	0.4	0.5	0.1	0.2	0.2	0.2		
			48 MHz	10.8	12.1	12.9	13.2	2.6	2.7	2.8	3.0		
		Internal	32 MHz	7.9	8.4	8.7	9.2	1.9	2.0	2.1	2.3		
	Su	internal clock (HSI)	24 MHz	6.3	6.9	7.3	7.5	1.4	1.4	1.6	1.7		
			8 MHz	2.0	2.6	2.7	2.8	0.5	0.6	0.6	0.8		

<sup>1.</sup> USB is kept disabled as this IP functions only with a 48 MHz clock.

<sup>2.</sup> Data based on characterization results, not tested in production unless otherwise specified.



Table 24. Typical and maximum current consumption from the  $V_{\text{DDA}}$  supply

					V <sub>DDA</sub>	= 2.4 V	1		V <sub>DDA</sub>	= 3.6 \	/	
Symbol	Para- meter	Conditions (1)	f <sub>HCLK</sub>	Tun	М	ax @ T <sub>A</sub>	(2)	Tun	М	Unit		
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
		HSI48	48 MHz	308	325	330	340	316	332	338	347	
		HSE	48 MHz	147	166	176	180	160	179	191	195	
	Supply	bypass, PLL on	32 MHz	101	118	123	125	109	126	132	135	
	current in Run or Sleep		24 MHz	79	94	98	100	86	100	104	106	
		HSE bypass, PLL off	8 MHz	1	3	3	3	2	3	3	4	
I <sub>DDA</sub>	mode, code		1 MHz	1	2	2	2	2	2	3	3	μA
	executing from		48 MHz	219	239	250	254	240	260	272	276	
	Flash or	HSI clock, PLL on	32 MHz	172	191	198	201	190	207	215	218	
	RAM		24 MHz	150	167	172	174	165	181	187	189	
		HSI clock, PLL off	8 MHz	71	79	81	82	81	89	91	92	

Current consumption from the V<sub>DDA</sub> supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash or RAM. Furthermore, when the PLL is off, I<sub>DDA</sub> is independent from the frequency.

Table 25. Typical and maximum consumption in Stop mode

			Typ. @ V <sub>DD</sub> = 1.8 V							Max			
Symbol	Parameter	Conditions	$V_{DDA} = 1.8 V$	$V_{DDA} = 2.0 \text{ V}$	$V_{DDA} = 2.4 \text{ V}$	$V_{DDA} = 2.7 \text{ V}$	$V_{DDA} = 3.0 \text{ V}$	$V_{DDA} = 3.3 \text{ V}$	$V_{DDA} = 3.6 \text{ V}$	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
I <sub>DD</sub>	Supply	All		0.4				2.3	14.9	35.6			
I <sub>DDA</sub>	current in Stop mode	All oscillators OFF	1.0	1.0	1.0	1.0	1.1	1.1	1.2	1.5	2.6	3.4	μA

<sup>2.</sup> Data based on characterization results, not tested in production unless otherwise specified.

Table 26. Typical and maximum current consumption from the  $V_{\mbox{\footnotesize{BAT}}}$  supply

	Parameter	Conditions	Typ @ V <sub>BAT</sub>									
Symbol			= 1.65 V	= 1.8 V	= 2.4 V	= 2.7 V	- 3.3 V	√ 9.6 ×	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
I <sub>DD_VBAT</sub> RTC domain supply current	_	LSE & RTC ON; "Xtal mode": lower driving capability; LSEDRV[1:0] = '00'	0.5	0.5	0.6	0.7	0.9	1.1	1.2	1.5	2.0	μA
	-	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'	0.8	0.9	1.1	1.2	1.4	1.5	1.6	2.0	2.6	μΛ

<sup>1.</sup> Data based on characterization results, not tested in production.



### **Typical current consumption**

The MCU is placed under the following conditions:

- V<sub>DD</sub> = V<sub>DDA</sub> = 1.8 V
- All I/O pins are in analog input configuration
- The Flash access time is adjusted to f<sub>HCLK</sub> frequency:
  - 0 wait state and Prefetch OFF from 0 to 24 MHz
  - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f<sub>PCLK</sub> = f<sub>HCLK</sub>
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

Table 27. Typical current consumption, code executing from Flash, running from HSE 8 MHz crystal

Symbol	Parameter			sumption in mode		sumption in mode	Unit
Symbol	raiailletei	f <sub>HCLK</sub>	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Offic
		48 MHz	19.8	12.0	11.5	3.1	
		36 MHz	15.0	9.3	8.7	2.6	
		32 MHz	13.5	8.4	7.8	2.4	
	Current	24 MHz	10.2	6.5	6.0	1.8	
1	consumption	16 MHz	7.1	4.6	4.2	1.4	mA
I <sub>DD</sub>	from V <sub>DD</sub> supply	8 MHz	3.9	2.6	2.3	0.8	IIIA
	Supply	4 MHz	2.3	1.5	1.3	0.5	
		2 MHz	1.4	1.0	0.9	0.5	
		1 MHz	1.0	0.8	0.6	0.4	
		500 kHz	0.8	0.6	0.5	0.4	
		48 MHz		14	46		
		36 MHz		11	15		
		32 MHz		10	05		
	Current	24 MHz		8	3		
l	consumption	16 MHz		6	1		пΔ
I <sub>DDA</sub>	from V <sub>DDA</sub> supply	8 MHz		•	1		μA
	Зирріу	4 MHz			1		
		2 MHz			1		
		1 MHz			1		
		500 kHz			1		

#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 47: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

#### Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 29: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $\ensuremath{I_{\text{SW}}}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

V<sub>DDIOx</sub> is the I/O supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C =  $C_{INT} + C_{EXT} + C_{S}$ 

C<sub>S</sub> is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 28. Switching output I/O current consumption

Symbol	Parameter	Conditions <sup>(1)</sup>	I/O toggling frequency (f <sub>SW</sub> )	Тур	Unit
			2 MHz	0.09	
			4 MHz	0.17	
		$V_{DDIOx} = 1.8 V$ $C_{EXT} = 0 pF$	8 MHz	0.34	
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	0.79	
		IIVI EXI O	36 MHz	1.50	
			48 MHz	2.06	
			2 MHz	0.13	
			4 MHz	0.26	
		$V_{DDIOx} = 1.8 \text{ V}$	8 MHz	0.50	
		$C_{EXT} = 10 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.18	
			36 MHz	2.27	
	I/O current consumption		48 MHz	3.03	
		$V_{DDIOx} = 1.8 V$ $C_{EXT} = 22 pF$ $C = C_{INT} + C_{EXT} + C_{S}$	2 MHz	0.18	
I <sub>SW</sub>			4 MHz	0.36	mA
			8 MHz	0.69	
			18 MHz	1.60	
			36 MHz	3.27	
			2 MHz	0.23	
		V <sub>DDIOx</sub> = 1.8 V	4 MHz	0.45	
		C <sub>EXT</sub> = 33 pF	8 MHz	0.87	
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	2.0	
			36 MHz	3.7	
			2 MHz	0.29	
		$V_{DDIOX} = 1.8 \text{ V}$	4 MHz	0.55	
		$C_{EXT} = 47 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	8 MHz	1.09	
		INT EXT O	18 MHz	2.43	

<sup>1.</sup>  $C_S = 5 pF$  (estimated value).



### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 29*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in *Table 17: Voltage characteristics*

Table 29. Peripheral current consumption

	Peripheral	Typical consumption at 25 °C	Unit
	BusMatrix <sup>(1)</sup>	2.2	
	CRC	1.9	
	DMA	5.1	
	Flash interface	15.0	
	GPIOA	8.2	
AHB	GPIOB	7.7	μA/MHz
	GPIOC	2.1	
	GPIOF	1.8	
	SRAM	1.1	
	TSC	4.9	
	All AHB peripherals	49.8	

Table 29. Peripheral current consumption (continued)

	Peripheral	Typical consumption at 25 °C	Unit
	APB-Bridge <sup>(2)</sup>	2.9	
	ADC <sup>(3)</sup>	3.9	
	CEC	1.5	
	CRS	1.0	
	DBG (MCU Debug Support)	0.2	
	I2C1	3.6	
	PWR	1.4	
	SPI1	8.5	
	SPI2	6.1	
	SYSCFG	1.8	
APB	TIM1	15.1	
APB	TIM2	16.8	μA/MHz
	TIM3	11.7	
	TIM14	5.5	
	TIM16	7.0	
	TIM17	6.9	
	USART1	17.8	
	USART2	5.6	
	USB	4.9	
	WWDG	1.4	
	All APB peripherals	123.8	

<sup>1.</sup> The BusMatrix is automatically active when at least one master is ON (CPU, DMA).

<sup>2.</sup> The APB Bridge is automatically active when at least one peripheral is ON on the Bus.

The power consumption of the analog part (I<sub>DDA</sub>) of peripherals such as ADC is not included. Refer to the tables of characteristics in the subsequent sections.

### 6.3.5 Wakeup time from low-power mode

The wakeup times given in *Table 30* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. During wakeup from Stop mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI line configured in event mode.

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 30. Low-power mode wakeup timings

Symbol	Parameter		V <sub>DDA</sub>	Max	Unit
			= 3.3 V	IVIAX	Oilit
t <sub>WUSTOP</sub>	Wakeup from Stop mode	3.5	2.8	5.3	μs
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	4 SYSCLK cycles		-	μs

#### 6.3.6 External clock source characteristics

### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 11: High-speed external clock source AC timing diagram*.

Table 31. High-speed external user clock characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	User external clock source frequency	-	8	32	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage	0.7 V <sub>DDIOx</sub>	-	$V_{DDIOx}$	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage	$V_{SS}$	ı	0.3 V <sub>DDIOx</sub>	V
t <sub>w(HSEH)</sub>	OSC_IN high or low time	15	1	-	ns
t <sub>r(HSE)</sub>	OSC_IN rise or fall time	-	-	20	115

<sup>1.</sup> Guaranteed by design, not tested in production.

Figure 11. High-speed external clock source AC timing diagram



### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 12*.

Table 32. Low-speed external user clock characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency	-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage	0.7 V <sub>DDIOx</sub>	-	$V_{DDIOx}$	V
$V_{LSEL}$	OSC32_IN input pin low level voltage	$V_{SS}$	ı	0.3 V <sub>DDIOx</sub>	V
$\begin{matrix} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{matrix}$	OSC32_IN high or low time	450	1	1	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time	-	-	50	113

<sup>1.</sup> Guaranteed by design, not tested in production.

Figure 12. Low-speed external clock source AC timing diagram



#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 33*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	4	8	32	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ
		During startup <sup>(3)</sup>	-		8.5	
		$V_{DD}$ = 1.8 V, Rm = 30 $\Omega$ CL = 10 pF@8 MHz	-	0.4	-	
	HSE current consumption	$V_{DD}$ = 1.8 V, Rm = 45 $\Omega$ CL = 10 pF@8 MHz	-	0.5	-	
I <sub>DD</sub>		$V_{DD}$ = 1.8 V, Rm = 30 $\Omega$ CL = 5 pF@32 MHz	-	0.8	-	mA
		$V_{DD}$ = 1.8 V, Rm = 30 $\Omega$ CL = 10 pF@32 MHz	-	1	-	
		$V_{DD}$ = 1.8 V, Rm = 30 $\Omega$ CL = 20 pF@32 MHz	-	1.5	-	
9 <sub>m</sub>	Oscillator transconductance	Startup	10	-	-	mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 33. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the  $t_{\text{SU(HSE)}}$  startup time
- 4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 13*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.






Figure 13. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.



### Low-speed external clock generated from a crystal resonator


The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 34*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 34. LSE oscillator	characteristics (f	$_{SF} = 32.768 \text{ kHz})$
--------------------------	--------------------	-------------------------------

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
	LSE current consumption	LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9	
		LSEDRV[1:0]= 01 medium low driving capability	-	-	1	
I <sub>DD</sub>		LSEDRV[1:0] = 10 medium high driving capability	-	-	1.3	μA
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6	
	Oscillator transconductance	LSEDRV[1:0]=00 lower driving capability	5	-	-	
g .		LSEDRV[1:0]= 01 medium low driving capability	8	-	-	µA/V
9 <sub>m</sub>		LSEDRV[1:0] = 10 medium high driving capability	15	-	-	μΑνν
		LSEDRV[1:0]=11 higher driving capability	25	-	-	
t <sub>SU(LSE)</sub> (3)	Startup time	V <sub>DDIOx</sub> is stabilized	-	2	-	s

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.



<sup>2.</sup> Guaranteed by design, not tested in production.

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer




Figure 14. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

#### 6.3.7 Internal clock source characteristics

The parameters given in *Table 35* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*. The provided curves are characterization results, not tested in production.


### High-speed internal (HSI) RC oscillator

Table 35. HSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	-	-	8	-	MHz
TRIM	HSI user trimming step	-	-	-	1 <sup>(2)</sup>	%
DuCy <sub>(HSI)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
		$T_A = -40 \text{ to } 105^{\circ}\text{C}$	-2.8 <sup>(3)</sup>	-	3.8 <sup>(3)</sup>	
	Accuracy of the HSI oscillator	T <sub>A</sub> = -10 to 85°C	-1.9 <sup>(3)</sup>	-	2.3 <sup>(3)</sup>	%
400		T <sub>A</sub> = 0 to 85°C	-1.9 <sup>(3)</sup>	-	2 <sup>(3)</sup>	
ACC <sub>HSI</sub>		T <sub>A</sub> = 0 to 70°C	-1.3 <sup>(3)</sup>	-	2 <sup>(3)</sup>	70
		T <sub>A</sub> = 0 to 55°C	-1 <sup>(3)</sup>	-	2 <sup>(3)</sup>	
		$T_A = 25^{\circ}C^{(4)}$	-1	-	1	
t <sub>su(HSI)</sub>	HSI oscillator startup time	-	1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	μs
I <sub>DDA(HSI)</sub>	HSI oscillator power consumption	-	-	80	100 <sup>(2)</sup>	μΑ

- 1.  $V_{DDA} = 3.3 \text{ V}$ ,  $T_A = -40 \text{ to } 105^{\circ}\text{C}$  unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.
- 4. Factory calibrated, parts not soldered.

Figure 15. HSI oscillator accuracy characterization results for soldered parts




## High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Table 36. HSI14 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI14</sub>	Frequency	-	-	14	-	MHz
TRIM	HSI14 user-trimming step	-	-	-	1 <sup>(2)</sup>	%
DuCy <sub>(HSI14)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
	Accuracy of the HSI14 oscillator (factory calibrated)	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-4.2 <sup>(3)</sup>	-	5.1 <sup>(3)</sup>	%
ACC		T <sub>A</sub> = -10 to 85 °C	$-3.2^{(3)}$	-	3.1 <sup>(3)</sup>	%
ACC <sub>HSI14</sub>		T <sub>A</sub> = 0 to 70 °C	-2.5 <sup>(3)</sup>	-	2.3 <sup>(3)</sup>	%
		T <sub>A</sub> = 25 °C	-1	-	1	%
t <sub>su(HSI14)</sub>	HSI14 oscillator startup time	-	1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	μs
I <sub>DDA(HSI14)</sub>	HSI14 oscillator power consumption	-	-	100	150 <sup>(2)</sup>	μΑ

- 1.  $V_{DDA}$  = 3.3 V,  $T_{A}$  = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 16. HSI14 oscillator accuracy characterization results




### High-speed internal 48 MHz (HSI48) RC oscillator

Table 37. HSI48 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI48</sub>	Frequency	-	-	48	-	MHz
TRIM	HSI48 user-trimming step	-	0.09 <sup>(2)</sup>	0.14	0.2 <sup>(2)</sup>	%
DuCy <sub>(HSI48)</sub> Duty cycle		-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
	Accuracy of the HSI48 oscillator (factory calibrated)	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-4.9 <sup>(3)</sup>	-	4.7 <sup>(3)</sup>	%
ACC		$T_A = -10 \text{ to } 85 ^{\circ}\text{C}$	-4.1 <sup>(3)</sup>	-	3.7 <sup>(3)</sup>	%
ACC <sub>HSI48</sub>		T <sub>A</sub> = 0 to 70 °C	-3.8 <sup>(3)</sup>	-	3.4 <sup>(3)</sup>	%
		T <sub>A</sub> = 25 °C	-2.8	-	2.9	%
t <sub>su(HSI48)</sub>	HSI48 oscillator startup time	-	-	-	6 <sup>(2)</sup>	μs
I <sub>DDA(HSI48)</sub>	HSI48 oscillator power consumption	-	-	312	350 <sup>(2)</sup>	μΑ

- 1.  $V_{DDA}$  = 3.3 V,  $T_{A}$  = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 17. HSI48 oscillator accuracy characterization results



### Low-speed internal (LSI) RC oscillator

Table 38. LSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub>	Frequency	30	40	50	kHz
t <sub>su(LSI)</sub> <sup>(2)</sup>		-	-	85	μs
I <sub>DDA(LSI)</sub> <sup>(2)</sup>	LSI oscillator power consumption	-	0.75	1.2	μΑ

<sup>1.</sup>  $V_{DDA}$  = 3.3 V,  $T_{A}$  = -40 to 105 °C unless otherwise specified.

### 6.3.8 PLL characteristics

The parameters given in *Table 39* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 39. PLL characteristics

Symbol	Parameter		Unit		
Symbol	Farameter	Min	Тур	Max	Offic
f	PLL input clock <sup>(1)</sup>	1 <sup>(2)</sup>	8.0	24 <sup>(2)</sup>	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle	40 <sup>(2)</sup>	-	60 <sup>(2)</sup>	%
f <sub>PLL_OUT</sub>	PLL multiplier output clock	16 <sup>(2)</sup>	-	48	MHz
t <sub>LOCK</sub>	PLL lock time	-	-	200 <sup>(2)</sup>	μs
Jitter <sub>PLL</sub>	Cycle-to-cycle jitter	-	-	300 <sup>(2)</sup>	ps

Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f<sub>PLL OUT</sub>.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

10

12

20

mΑ

mΑ

### 6.3.9 Memory characteristics

#### Flash memory

 $I_{DD}$ 

Symbol

N<sub>END</sub>

t<sub>RET</sub>

The characteristics are given at  $T_A = -40$  to 105 °C unless otherwise specified.

Write mode

Erase mode

Max<sup>(1)</sup> **Symbol** Unit **Parameter Conditions** Min Typ  $T_A = -40 \text{ to } +105 \text{ }^{\circ}\text{C}$ 40 53.5 16-bit programming time 60 μs tprog Page (1 KB) erase time  $T_A = -40 \text{ to } +105 \,^{\circ}\text{C}$ 20 40 ms t<sub>ERASE</sub> Mass erase time  $T_A = -40 \text{ to } +105 \, ^{\circ}\text{C}$ 20 40 ms  $t_{ME}$ 

Table 40. Flash memory characteristics

Supply current

	•		
Parameter	Conditions	Min <sup>(1)</sup>	Unit
Endurance	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	10	kcycle
	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	
Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Year

Table 41. Flash memory endurance and data retention

#### 6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

10 kcycle<sup>(2)</sup> at  $T_A = 55$  °C

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 42*. They are based on the EMS levels and classes defined in application note AN1709.



<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> Cycling performed over the whole temperature range.

Level/ **Symbol Parameter** Conditions Class  $V_{DD} = 1.8 \text{ V}, \text{ LQFP48}, T_A = +25 ^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin 3B  $V_{FESD}$  $f_{HCLK} = 48 \text{ MHz},$ to induce a functional disturbance conforming to IEC 61000-4-2 Fast transient voltage burst limits to be  $V_{DD} = 1.8 \text{ V}, \text{ LQFP48}, T_A = +25^{\circ}\text{C},$ applied through 100 pF on  $V_{DD}$  and  $V_{SS}$  $f_{HCLK} = 48 \text{ MHz},$ 4B  $V_{EFTB}$ pins to induce a functional disturbance conforming to IEC 61000-4-4

Table 42. EMS characteristics

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 43. EMI characteristics

Symbol	Parameter			Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit
Oymbor	raiametei	Conditions	frequency band	8/48 MHz	o iii
S <sub>EMI</sub>		V 40V T 05°0	0.1 to 30 MHz	-9	
	Peak level	V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 25 °C, LQFP48 package	30 to 130 MHz	12	dΒμV
	reak level	compliant with IEC 61967-2    Compliant with IEC 61967-2   130 MHz to 1 GHz   EMI Level   EMI Level	17		
			EMI Level	3	-



#### 6.3.11 **Electrical sensitivity characteristics**

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 44. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Packages	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to JESD22-A114	All	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1	All	C4	500	V

<sup>1.</sup> Data based on characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 45. Electrical sensitivities

	Symbol	Parameter	Conditions	Class
Ī	LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

#### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V<sub>SS</sub> or above V<sub>DDIOx</sub> (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

DocID026007 Rev 3 68/102



### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 46.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Symbol	Description	Functional susceptibility		Unit
	Description	Negative injection	Positive injection	Ollik
	Injected current on PA12 pin	-0	+5	
,	Injected current on PA9, PB3, PB13, PF11 pins with induced leakage current on adjacent pins less than 50 µA	-5	NA	m Λ
I <sub>INJ</sub>	Injected current on PB0, PB1 and all other FT and FTf pins, and on NPOR pin	-5	NA	mA
	Injected current on all other TC, TTa and RST pins	-5	+5	

Table 46. I/O current injection susceptibility

## 6.3.13 I/O port characteristics

### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under the conditions summarized in *Table 20: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>		TC and TTa I/O	-	-	0.3 V <sub>DDIOx</sub> +0.07 <sup>(1)</sup>	
	Low level input voltage	FT and FTf I/O	-	-	0.475 V <sub>DDIOx</sub> -0.2 <sup>(1)</sup>	V
		All I/Os	-	-	0.3 V <sub>DDIOx</sub>	
	High level input voltage	TC and TTa I/O	0.445 V <sub>DDIOx</sub> +0.398 <sup>(1)</sup>	-	-	
$V_{IH}$		FT and FTf I/O	0.5 V <sub>DDIOx</sub> +0.2 <sup>(1)</sup>	-	-	V
		All I/Os	0.7 V <sub>DDIOx</sub>	-	-	
V <sub>hys</sub>	Schmitt trigger	TC and TTa I/O	-	200 <sup>(1)</sup>	-	mV
	hysteresis	FT and FTf I/O	-	100 <sup>(1)</sup>	-	1111

Table 47. I/O static characteristics

Table 47. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
l <sub>lkg</sub>		TC, FT and FTf I/O TTa in digital mode $V_{SS} \le V_{IN} \le V_{DDIOx}$	-	-	±0.1	μΑ
	Input leakage current <sup>(2)</sup>	TTa in digital mode $V_{DDIOx} \le V_{IN} \le V_{DDA}$	-	ı	1	
	Current	TTa in analog mode $V_{SS} \le V_{IN} \le V_{DDA}$	-	-	±0.2	
		FT and FTf I/O $^{(3)}$ $V_{DDIOx} \le V_{IN} \le 5 \text{ V}$	-	-	10	
R <sub>PU</sub>	Weak pull-up equivalent resistor	$V_{IN} = V_{SS}$	25	40	55	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(4)</sup>	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

<sup>1.</sup> Data based on design simulation only. Not tested in production.

7 Rev 3

<sup>2.</sup> The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to *Table 46:* I/O current injection susceptibility.

<sup>3.</sup> To sustain a voltage higher than  $V_{DDIOX}$  + 0.3 V, the internal pull-up/pull-down resistors must be disabled.

<sup>4.</sup> Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 18* for standard I/Os, and in *Figure 19* for 5 V tolerant I/Os. The following curves are design simulation results, not tested in production.




Figure 18. TC and TTa I/O input characteristics




Figure 19. Five volt tolerant (FT and FTf) I/O input characteristics

477

### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V<sub>DDIOX</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 17: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see Table 17: Voltage characteristics).

### **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Table 48. Output voltage characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub>	Output high level voltage for an I/O pin	$ I_{IO}  = 8 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	V <sub>DDIOx</sub> -0.4	-	V
V <sub>OL</sub>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4	.,
V <sub>OH</sub>	Output high level voltage for an I/O pin	$ I_{IO}  = 8 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	2.4	-	V
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA	-	1.3	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$V_{DDIOx} \ge 2.7 \text{ V}$	V <sub>DDIOx</sub> -1.3	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 6 mA	-	0.4	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	V <sub>DDIOx</sub> ≥ 2 V	V <sub>DDIOx</sub> -0.4	-	v
V <sub>OL</sub> <sup>(4)</sup>	Output low level voltage for an I/O pin	II 1 = 4 m A	-	0.4	V
V <sub>OH</sub> <sup>(4)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 4 mA	V <sub>DDIOx</sub> -0.4	-	V
V <sub>OLFm+</sub> (3)	Output low level voltage for an FTf I/O pin in Fm+ mode	$ I_{IO}  = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	V
	Triii+ mode	I <sub>IO</sub>   = 10 mA	-	0.4	V

The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 17: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

- 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
- 3. Data based on characterization results. Not tested in production.
- 4. Data based on characterization results. Not tested in production.




## Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 20* and *Table 49*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 49. I/O AC characteristics<sup>(1)(2)</sup>

OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max	Unit
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> ≥2 V	-	125	no
x0	t <sub>r(IO)out</sub>	Output rise time			125	ns
XU	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	1	MHz
	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$	-	125	ns
	t <sub>r(IO)out</sub>	Output rise time	7		125	115
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	10	MHz
	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$	-	25	ne
01	t <sub>r(IO)out</sub>	Output rise time	_		25	ns
01	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	4	MHz
	t <sub>f(IO)out</sub>	Output fall time	2 . 25.0		62.5	ns
	t <sub>r(IO)out</sub>	Output rise time			62.5	115
			$C_L = 30 \text{ pF}, V_{DDIOX} \ge 2.7 \text{ V}$	-	50	
	f	Maximum frequency <sup>(3)</sup>	$C_L$ = 50 pF, $V_{DDIOx} \ge 2.7 \text{ V}$	-	30	MHz
	f <sub>max(IO)out</sub>	iviaximum nequency.	C <sub>L</sub> = 50 pF, 2 V ≤V <sub>DDIOx</sub> < 2.7 V	-	20	
			C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> < 2 V	-	10	
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5	
11	<b>+</b>	Output fall time	$C_L$ = 50 pF, $V_{DDIOX} \ge 2.7 \text{ V}$	-	8	
"	t <sub>f(IO)out</sub>	Output fail time	C <sub>L</sub> = 50 pF, 2 V ≤V <sub>DDIOx</sub> < 2.7 V	-	12	
			$C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$	-	25	ns
			$C_L = 30 \text{ pF}, V_{DDIOX} \ge 2.7 \text{ V}$	-	5	110
	t	Output rise time	C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> ≥ 2.7 V	-	8	
	t <sub>r(IO)out</sub>	Output rise time	C <sub>L</sub> = 50 pF, 2 V ≤V <sub>DDIOx</sub> < 2.7 V		12	
			C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> < 2 V	-	25	



OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max	Unit
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz
Fm+ configuration (4)	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$	-	12	
	t <sub>r(IO)out</sub>	Output rise time			34	ns
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	0.5	MHz
	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$	-	16	ne
	t <sub>r(IO)out</sub>	Output rise time			44	ns
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	10	-	ns

Table 49. I/O AC characteristics<sup>(1)(2)</sup> (continued)

- The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a
  description of GPIO Port configuration register.
- 2. Guaranteed by design, not tested in production.
- 3. The maximum frequency is defined in Figure 20.
- When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.




Figure 20. I/O AC characteristics definition

## 6.3.14 NRST and NPOR pin characteristics

### **NRST** pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $R_{\text{PU}}$ .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub>	NRST input low level voltage	-	-	ı	0.3 V <sub>DD</sub> +0.07 <sup>(1)</sup>	V
V <sub>IH(NRST)</sub>	NRST input high level voltage	1	0.445 V <sub>DD</sub> +0.398 <sup>(1)</sup>	ı	-	V
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	25	40	55	kΩ
V <sub>F(NRST)</sub>	NRST input filtered pulse	-	-	ı	100 <sup>(1)</sup>	ns
V <sub>NF(NRST)</sub>	NRST input not filtered pulse	-	700 <sup>(1)</sup>	- 1	-	ns

Table 50. NRST pin characteristics

- 1. Data based on design simulation only. Not tested in production.
- The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 21. Recommended NRST pin protection

- 1. The external capacitor protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 50: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.

### **NPOR** pin characteristics

The NPOR pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor to the  $V_{DDA}$ ,  $R_{PU}$ .

Unless otherwise specified, the parameters given in *Table 51* below are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 51. NPOR pin characteristics



	10.010 0 11 111	p	(	,		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>hys(NPOR)</sub>	NPOR Schmitt trigger voltage hysteresis	-	-	100 <sup>(1)</sup>	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	25	40	55	kΩ

Table 51. NPOR pin characteristics (continued)

### 6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 52* are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 20: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

**Table 52. ADC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage for ADC ON	-	2.4	-	3.6	V
I <sub>DDA (ADC)</sub>	Current consumption of the ADC <sup>(1)</sup>	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V	-	0.9	-	mA
f <sub>ADC</sub>	ADC clock frequency	-	0.6	-	14	MHz
f <sub>S</sub> <sup>(2)</sup>	Sampling rate	-	0.05	-	1	MHz
f <sub>TRIG</sub> (2)	External trigger frequency	f <sub>ADC</sub> = 14 MHz	-	-	823	kHz
TRIG` ′	External trigger frequency	-	-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range	-	0	-	$V_{DDA}$	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See Equation 1 and Table 53 for details	-	-	50	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Sampling switch resistance	-	-	-	1	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor	-	-	-	8	pF
+ (2)	Calibration time	f <sub>ADC</sub> = 14 MHz		5.9		μs
t <sub>CAL</sub> <sup>(2)</sup>	Cambration time	-		83		1/f <sub>ADC</sub>
	ADC_DR register write latency	ADC clock = HSI14	1.5 ADC cycles + 2 f <sub>PCLK</sub> cycles	-	1.5 ADC cycles + 3 f <sub>PCLK</sub> cycles	
W <sub>LATENCY</sub> <sup>(2)</sup>		ADC clock = PCLK/2	-	4.5	-	f <sub>PCLK</sub> cycle
		ADC clock = PCLK/4	-	8.5	-	f <sub>PCLK</sub> cycle



<sup>1.</sup> Guaranteed by design, not tested in production.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

NA

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$	0.196			μs
		$f_{ADC} = f_{PCLK}/2$		5.5		1/f <sub>PCLK</sub>
t <sub>latr</sub> (2)	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$		0.219		μs
		$f_{ADC} = f_{PCLK}/4$		10.5		1/f <sub>PCLK</sub>
		f <sub>ADC</sub> = f <sub>HSI14</sub> = 14 MHz	0.188	-	0.259	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	f <sub>ADC</sub> = f <sub>HSI14</sub>	-	1	-	1/f <sub>HSI14</sub>
t <sub>S</sub> (2)	Sampling time	f <sub>ADC</sub> = 14 MHz	0.107	-	17.1	μs
us` /	Sampling time	-	1.5	-	239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time	-	0	0	1	μs
(6)	Total conversion time	f <sub>ADC</sub> = 14 MHz	1	-	18	μs
t <sub>CONV</sub> <sup>(2)</sup>	(including sampling time)	-	14 to 252 (t <sub>S</sub> fo successive app			1/f <sub>ADC</sub>

Table 52. ADC characteristics (continued)

$$\begin{aligned} & \text{Equation 1: R}_{\text{AIN}} \max_{T_S} \text{formula} \\ & \text{R}_{\text{AIN}} \! < \! \frac{T_S}{f_{\text{ADC}} \! \times C_{\text{ADC}} \! \times \text{In}(2^{N+2})} \! - R_{\text{ADC}} \end{aligned}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

 $R_{AIN}$  max  $(k\Omega)^{(1)}$ T<sub>s</sub> (cycles) t<sub>S</sub> (µs) 0.11 1.5 0.4 7.5 0.54 5.9 13.5 0.96 11.4 2.04 25.2 28.5 41.5 2.96 37.2 55.5 3.96 50 71.5 5.11 NA

17.1

Table 53.  $R_{AIN}$  max for  $f_{ADC} = 14$  MHz

239.5

During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μA on I<sub>DD</sub> and 60 μA on I<sub>DD</sub> should be taken into account.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 54. ADC accuracy<sup>(1)(2)(3)</sup>

Symbol	Parameter	Test conditions	Тур	Max <sup>(4)</sup>	Unit
ET	Total unadjusted error		±1.3	±2	
EO	Offset error	f <sub>PCLK</sub> = 48 MHz,	±1	±1.5	
EG	Gain error	$f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 kΩ $V_{DDA}$ = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	T <sub>A</sub> = 25 °C	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f <sub>PCLK</sub> = 48 MHz,	±1.9	±2.8	
EG	Gain error	$f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 kΩ $V_{DDA}$ = 2.7 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 \text{ °C}$	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f <sub>PCLK</sub> = 48 MHz,	±1.9	±2.8	
EG	Gain error	$f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 k $\Omega$ $V_{DDA}$ = 2.4 V to 3.6 V $T_A$ = 25 °C	±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

- 1. ADC DC accuracy values are measured after internal calibration.
- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
   Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.13 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V<sub>DDA</sub>, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.





Figure 22. ADC accuracy characteristics





- Refer to Table 52: ADC characteristics for the values of  $\rm R_{AIN},\, R_{ADC}$  and  $\rm C_{ADC}.$
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

#### **General PCB design guidelines**

80/102

Power supply decoupling should be performed as shown in Figure 9: Power supply scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DocID026007 Rev 3

## 6.3.16 Temperature sensor characteristics

Table 55. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>30</sub>	Voltage at 30 °C (±5 °C) <sup>(2)</sup>	1.34	1.43	1.52	V
t <sub>START</sub> <sup>(1)</sup>	Startup time	4	-	10	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	4	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

## 6.3.17 V<sub>BAT</sub> monitoring characteristics

Table 56. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	50	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	2	-	
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the V <sub>BAT</sub>	4	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

### 6.3.18 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to *Section 6.3.13: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

**Table 57. TIMx characteristics** 

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
res(TIM)		f <sub>TIMxCLK</sub> = 48 MHz	20.8	-	ns
f <sub>EXT</sub>	Timer external clock	-	0	f <sub>TIMxCLK</sub> /2	MHz
'EXI	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 48 MHz	0	24	MHz
Res <sub>TIM</sub>	Timor resolution	TIMx (except TIM2)	-	16	bit
i i i i i i i i i i i i i i i i i i i	Timer resolution	TIM2	-	32	DIL
tcounter	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>
COUNTER	period	f <sub>TIMxCLK</sub> = 48 MHz	0.0208	1365	μs



Measured at V<sub>DDA</sub> = 3.3 V ± 10 mV. The V<sub>30</sub> ADC conversion result is stored in the TS\_CAL1 byte. Refer to Table 2: Temperature sensor calibration values.

			(	,	
Symbol	Parameter	Conditions	Min	Max	Unit
t	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
<sup>L</sup> MAX_COUNT	with 32-bit counter	f <sub>TIMxCLK</sub> = 48 MHz	-	89.48	s

Table 57. TIMx characteristics (continued)

Table 58. IWDG min/max timeout period at 40 kHz (LSI)<sup>(1)</sup>

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.1	409.6	
/8	1	0.2	819.2	
/16	2	0.4	1638.4	
/32	3	0.8	3276.8	ms
/64	4	1.6	6553.6	
/128	5	3.2	13107.2	
/256	6 or 7	6.4	26214.4	

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 59. WWDG min/max timeout value at 48 MHz (PCLK)

Prescaler	WDGTB	Min timeout value Max timeout value		Unit
1	0	0.0853	5.4613	
2	1	0.1706	10.9226	ma
4	2	0.3413	21.8453	ms
8	3	0.6826	43.6906	

### 6.3.19 Communication interfaces

## I<sup>2</sup>C interface characteristics

The I2C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{\rm DDIOx}$  is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics.



All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 60. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below  $t_{\text{AF}(\text{min})}$  are filtered.
- 3. Spikes with widths above  $t_{AF(max)}$  are not filtered

## SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in *Table 61* for SPI or in *Table 62* for I<sup>2</sup>S are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 20: General operating conditions*.

Refer to Section 6.3.13: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

Table 61. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	Master mode	-	18	MHz
1/t <sub>c(SCK)</sub>	SPI Clock frequency	Slave mode	-	18	- IVIHZ
t <sub>r(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4Tpclk	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2Tpclk + 10	-	
t <sub>w(SCKH)</sub>	SCK high and low time	Master mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1	
t <sub>su(MI)</sub>	Data input setup time	Master mode	4	-	
t <sub>su(SI)</sub>		Slave mode	5	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	4	-	
t <sub>h(SI)</sub>	Data iriput riolu tirrie	Slave mode	5	-	ns
t <sub>a(SO)</sub> (2)	Data output access time	Slave mode, f <sub>PCLK</sub> = 20 MHz	0	3Tpclk	
t <sub>dis(SO)</sub> (3)	Data output disable time	Slave mode	0	18	
t <sub>v(SO)</sub>	Data output valid time	Slave mode (after enable edge)	-	22.5	
t <sub>v(MO)</sub>	Data output valid time	Master mode (after enable edge)	-	6	
t <sub>h(SO)</sub>	Data output hold time	Slave mode (after enable edge)	11.5	-	
t <sub>h(MO)</sub>	Data output noid time	Master mode (after enable edge)	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

<sup>3.</sup> Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z





Figure 24. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3  $V_{\rm DD}$  and 0.7  $V_{\rm DD}$ .




Figure 26. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $V_{\rm DD}$  and 0.7  $V_{\rm DD}$ .

Table 62. I<sup>2</sup>S characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>CK</sub>	Master mode (data: 16 bits, Audio frequency = 48 kHz)		1.597	1.601	MHz
1/t <sub>c(CK)</sub>		Slave mode	0	6.5	
t <sub>r(CK)</sub>	I <sup>2</sup> S clock rise time	Capacitive load C <sub>L</sub> = 15 pF	-	10	
t <sub>f(CK)</sub>	I <sup>2</sup> S clock fall time		-	12	
t <sub>w(CKH)</sub>	I2S clock high time	Master f <sub>PCLK</sub> = 16 MHz, audio frequency = 48 kHz	306	-	
t <sub>w(CKL)</sub>	I2S clock low time		312	-	ns
t <sub>v(WS)</sub>	WS valid time	Master mode	2	-	
t <sub>h(WS)</sub>	WS hold time	Master mode	2	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	7	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
uCy(SCK)	I2S slave input clock duty cycle	Slave mode	25	75	%

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	6	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Data input setup time Slave receiver			
t <sub>h(SD_MR)</sub> (2)	Data input hold time	Master receiver		-	
t <sub>h(SD_SR)</sub> (2)	Data input hold time	Slave receiver	0.5	-	ns
t <sub>v(SD_ST)</sub> <sup>(2)</sup>	Data output valid time	Slave transmitter (after enable edge)	-		115
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	13	-	
t <sub>v(SD_MT)</sub> <sup>(2)</sup>	Data output valid time	Master transmitter (after enable edge)	-	4	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	0	-	

Table 62. I<sup>2</sup>S characteristics<sup>(1)</sup> (continued)

- 1. Data based on design simulation and/or characterization results, not tested in production.
- 2. Depends on  $f_{PCLK}$ . For example, if  $f_{PCLK}$  = 8 MHz, then  $T_{PCLK}$  = 1/ $f_{PLCLK}$  = 125 ns.




Figure 27. I2S slave timing diagram (Philips protocol)

- 1. Measurement points are done at CMOS levels: 0.3 ×  $V_{DDIOX}$  and 0.7 ×  $V_{DDIOX}$
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 28. I2S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

577

### **USB** characteristics

The STM32F048x6 USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 63. USB electrical characteristics

Symbol	Parameter	Conditions	Min.	Тур	Max.	Unit
V <sub>DDIO2</sub>	USB transceiver operating voltage	-	3.0 <sup>(1)</sup>	-	3.6	V
t <sub>STARTUP</sub> (2)	USB transceiver startup time	-	-	-	1.0	μs
R <sub>PUI</sub>	Embedded USB_DP pull-up value during idle	-	1.1	1.26	1.5	kΩ
R <sub>PUR</sub>	Embedded USB_DP pull-up value during reception	-	2.0	2.26	2.6	K22
Z <sub>DRV</sub> <sup>(2)</sup>	Output driver impedance <sup>(3)</sup>	Driving high and low	28	40	44	Ω

The STM32F048x6 USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V voltage range.



<sup>2.</sup> Guaranteed by design, not tested in production.


<sup>3.</sup> No external termination series resistors are required on USB\_DP (D+) and USB\_DM (D-); the matching impedance is already included in the embedded driver.

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

## 7.1 UFQFPN48 package information

Figure 29. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline




- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 64. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

	millimeters inches <sup>(1)</sup>					
Symbol	minimeter 5			mones.		
•	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
Т	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 30. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

## **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





Figure 31. UFQFPN48 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



## 7.2 WLCSP36 package information

Figure 32. WLCSP36 - 36-pin, 2.605 x 2.703 mm, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

Table 65. WLCSP36 - 36-pin, 2.605 x 2.703 mm, 0.4 mm pitch wafer level chip scale package mechanical data

		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	2.570	2.605	2.640	0.1012	0.1026	0.1039
E	2.668	2.703	2.738	0.1050	0.1064	0.1078
е	-	0.400	-	-	0.0157	-
e1	-	2.000	-	-	0.0787	-
e2	-	2.000	-	-	0.0787	-

Table 65. WLCSP36 - 36-pin, 2.605 x 2.703 mm, 0.4 mm pitch wafer level chip scale package mechanical data (continued)

_		0.0005			0.0440	
F	-	0.3025	-	-	0.0119	-
G	-	0.3515	-	-	0.0138	-
aaa	-	1	0.100	1	-	0.0039
bbb	-	1	0.100	1	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating.
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 33. WLCSP36 - 36-pin, 2.605 x 2.703 mm, 0.4 mm pitch wafer level chip scale package recommended footprint




Table 66. WLCSP36 recommended PCB design rules

Dimension	Recommended values		
Pitch	0.4 mm		
Dpad	260 µm max. (circular) 220 µm recommended		
Dsm	300 μm min. (for 260 μm diameter pad)		
PCB pad design	Non-solder mask defined via underbump allowed		

## **Device marking**

'The following figure gives an example of topside marking orientation versus ball A1 identifier location.





Figure 34. WLCSP36 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

## 7.3 UFQFPN28 package information

Figure 35. UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline




1. Drawing is not to scale.

Table 67. UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data<sup>(1)</sup>

Symbol	millimeters			inches		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	-	0.000	0.050	-	0.0000	0.0020
D	3.900	4.000	4.100	0.1535	0.1575	0.1614
D1	2.900	3.000	3.100	0.1142	0.1181	0.1220
E	3.900	4.000	4.100	0.1535	0.1575	0.1614
E1	2.900	3.000	3.100	0.1142	0.1181	0.1220
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
L1	0.250	0.350	0.450	0.0098	0.0138	0.0177
Т	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 36. UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

## **Device marking**

'The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 37. UFQFPN28 marking example (package top view)



<sup>1.</sup> Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

## 7.4 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 21: General operating conditions*.

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>IA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- P<sub>D</sub> max is the sum of P<sub>INT</sub> max and P<sub>I/O</sub> max (P<sub>D</sub> max = P<sub>INT</sub> max + P<sub>I/O</sub>max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

 $P_{I\!/O}$  max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max =  $\Sigma$  ( $V_{OL} \times I_{OL}$ ) +  $\Sigma$  (( $V_{DD} - V_{OH}$ ) ×  $I_{OH}$ ),

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

i di				
Symbol	Parameter	Value	Unit	
$\Theta_{JA}$	Thermal resistance junction-ambient UFQFPN48 - 7 mm x 7 mm	33		
	Thermal resistance junction-ambient WLCSP36 die 445	64	°C/W	
	Thermal resistance junction-ambient UFQFPN28 - 4 mm x 4 mm	118		


Table 68. Package thermal characteristics

### 7.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

# 8 Part numbering

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.



# 9 Revision history

Table 70. Document revision history

Date	Revision	Changes	
27-May-2014	1	Initial release.	
28-May-2014	2	Updated the document status to Preliminary data. No other change in the content.	
09-Apr-2015	3	Removed LQFP48 package. Updated:  - Table 23: Typical and maximum current consumption from VDD supply at VDD = 1.8 V,  - Table 24: Typical and maximum current consumption from the VDDA supply,  - Table 25: Typical and maximum consumption in Stop mode,  - Table 35: HSI oscillator characteristics  - Figure 15: HSI oscillator accuracy characterization results for soldered parts,  - Table 44: ESD absolute maximum ratings,  - the document status to Datasheet - production data. Added:  - Figure 31: UFQFPN48 marking example (package top view),  - Figure 37: UFQFPN28 marking example (package top view),  - Figure 37: UFQFPN28 marking example (package top view).	



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved