life.augmented


STM32F318C8 STM32F318K8

ARM®-based Cortex®-M4 32-bit MCU+FPU, 64 KB Flash, 16 KB SRAM, ADC, DAC, 3 COMP, Op-Amp, 1.8 V

Datasheet - production data

Features

- Core: ARM[®] 32-bit Cortex[®]-M4 CPU with FPU (72 MHz max.), single-cycle multiplication and HW division. DSP instruction
- Memories
 - 64 Kbyte of Flash memory
 - 16 Kbyte of SRAM on data bus
- · CRC calculation unit
- · Power management
 - Supply: V_{DD} = 1.8 V ± 8%
 V_{DDA} voltage range = 1.65 V to 3.6 V
 - External POR pin
 - Low-power: Sleep, Stop
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x 16 PLL option
 - Internal 40 kHz oscillator
- Up to 36 fast I/O ports, all mappable on external interrupt vectors, several 5 V-tolerant
- Interconnect matrix
- 7-channel DMA controller supporting timers, ADCs, SPIs, I²Cs, USARTs and DAC
- 1 × ADC 0.20 µs (up to 11 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, single ended/differential mode, separate analog supply from 1.8 to 3.6 V
- Temperature sensor
- 1 x 12-bit DAC channel with analog supply from 2.4 to 3.6 V
- Three fast rail-to-rail analog comparators with analog supply from 1.8 to 3.6 V
- 1 x operational amplifier that can be used in PGA mode, all terminal accessible with analog supply from 2.4 to 3.6 V



- Up to 17 capacitive sensing channels supporting touchkey, linear and rotary sensors
- · Up to 9 timers
 - One 32-bit timer with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - One 16-bit 6-channel advanced-control timer, with up to 6 PWM channels, deadtime generation and emergency stop
 - Three 16-bit timers with IC/OC/OCN or PWM, deadtime gen. and emergency stop
 - One 16-bit basic timer to drive the DAC
 - 2 watchdog timers (independent, window)
 - SysTick timer: 24-bit downcounter
- Calendar RTC with alarm, periodic wakeup from Stop
- · Communication interfaces
 - Three I2Cs with 20 mA current sink to support Fast mode plus
 - Up to 3 USARTs, 1 with ISO 7816 I/F, autobaudrate detect and Dual clock domain
 - Up to two SPIs with multiplexed full duplex I2S
 - Infrared transmitter
- Serial wire debug (SWD), JTAG
- 96-bit unique ID

Contents

1	Intro	duction		8
2	Desc	ription .		9
3	Fund	tional ov	verview	12
	3.1	ARM [®] C	Cortex $^{ ext{ iny B}}$ -M4 core with FPU, embedded Flash and SRAM \dots	12
	3.2	Memorie	es	12
		3.2.1	Embedded Flash memory	12
		3.2.2	Embedded SRAM	12
	3.3	Boot mo	odes	12
	3.4	Cyclic re	edundancy check calculation unit (CRC)	13
	3.5	Power n	nanagement	13
		3.5.1	Power supply schemes	13
		3.5.2	Power supply supervisor	13
		3.5.3	Low-power modes	14
	3.6	Intercon	nect matrix	14
	3.7	Clocks a	and startup	16
	3.8	General	-purpose inputs/outputs (GPIOs)	18
	3.9	Direct m	nemory access (DMA)	18
	3.10	Interrup	ts and events	18
		3.10.1	Nested vectored interrupt controller (NVIC)	18
	3.11	Fast and	alog-to-digital converter (ADC)	19
		3.11.1	Temperature sensor	
		3.11.2	Internal voltage reference (V _{REFINT})	19
		3.11.3	V _{BAT} battery voltage monitoring	20
	3.12	Digital-to	o-analog converter (DAC)	20
	3.13	Operation	onal amplifier (OPAMP)	20
	3.14	Ultra-fas	st comparators (COMP)	21
	3.15	Timers a	and watchdogs	21
		3.15.1	Advanced timer (TIM1)	
		3.15.2	General-purpose timers (TIM2, TIM15, TIM16, TIM17)	22
		3.15.3	Basic timer (TIM6)	23
		3.15.4	Independent watchdog (IWDG)	23



		3.15.5	Window watchdog (WWDG)	. 23
		3.15.6	SysTick timer	. 23
	3.16	Real-tir	ne clock (RTC) and backup registers	. 23
	3.17	Inter-int	egrated circuit interfaces (I ² C)	. 25
	3.18	Univers	al synchronous/asynchronous receiver transmitter (USART)	. 26
	3.19		eripheral interfaces (SPI)/Inter-integrated sound es (I2S)	. 26
	3.20	Touch s	sensing controller (TSC)	. 27
	3.21	Infrared	I transmitter	. 29
	3.22	Develo	oment support	. 30
		3.22.1	Serial wire JTAG debug port (SWJ-DP)	
	D '			0.4
4	Pinol	uts and	pin description	. 31
5	Mem	ory map	pping	45
6	Elect	rical ch	aracteristics	. 48
	6.1	Parame	eter conditions	. 48
		6.1.1	Minimum and maximum values	. 48
		6.1.2	Typical values	. 48
		6.1.3	Typical curves	. 48
		6.1.4	Loading capacitor	. 48
		6.1.5	Pin input voltage	. 48
		6.1.6	Power supply scheme	. 49
		6.1.7	Current consumption measurement	. 50
	6.2	Absolut	e maximum ratings	. 51
	6.3	Operati	ng conditions	. 53
		6.3.1	General operating conditions	. 53
		6.3.2	Operating conditions at power-up / power-down	. 54
		6.3.3	Embedded reference voltage	. 55
		6.3.4	Supply current characteristics	. 55
		6.3.5	Wakeup time from low-power mode	. 66
		6.3.6	External clock source characteristics	. 67
		6.3.7	Internal clock source characteristics	. 73
		6.3.8	PLL characteristics	. 74
		6.3.9	Memory characteristics	. 75



		6.3.10	EMC characteristics
		6.3.11	Electrical sensitivity characteristics
		6.3.12	I/O current injection characteristics78
		6.3.13	I/O port characteristics
		6.3.14	NRST pin characteristics
		6.3.15	NPOR pin characteristics
		6.3.16	Timer characteristics85
		6.3.17	Communications interfaces
		6.3.18	ADC characteristics
		6.3.19	DAC electrical specifications
		6.3.20	Comparator characteristics
		6.3.21	Operational amplifier characteristics
		6.3.22	Temperature sensor characteristics
		6.3.23	V _{BAT} monitoring characteristics
7	Pack	kage cha	aracteristics
	7.1	Packag	ge mechanical data
	7.2	Therma	al characteristics115
		7.2.1	Reference document
		7.2.2	Selecting the product temperature range
8	Part	number	ring 118
9	Revi	sion his	story 119



List of tables

Table 1.	STM32F318x8 device features and peripheral counts	10
Table 2.	External analog supply values for analog peripherals	13
Table 3.	STM32F318x8 peripheral interconnect matrix	14
Table 4.	Timer feature comparison	21
Table 5.	Comparison of I2C analog and digital filters	
Table 6.	STM32F318x8 I ² C implementation	25
Table 7.	USART features	26
Table 8.	STM32F318x8 SPI/I2S implementation	27
Table 9.	Capacitive sensing GPIOs available on STM32F318x8 devices	28
Table 10.	No. of capacitive sensing channels available on	
	STM32F318x8 devices	28
Table 11.	Legend/abbreviations used in the pinout table	33
Table 12.	STM32F318x8 pin definitions	34
Table 13.	Alternate functions for Port A	40
Table 14.	Alternate functions for Port B	42
Table 15.	Alternate functions for Port F	44
Table 16.	STM32F318x8 peripheral register boundary addresses	46
Table 17.	Voltage characteristics	51
Table 18.	Current characteristics	52
Table 19.	Thermal characteristics	52
Table 20.	General operating conditions	53
Table 21.	Operating conditions at power-up / power-down	54
Table 22.	Embedded internal reference voltage	
Table 23.	Internal reference voltage calibration values	55
Table 24.	Typical and maximum current consumption from VDD supply at VDD = 1.8V	56
Table 25.	Typical and maximum current consumption from the V _{DDA} supply	
Table 26.	Typical and maximum V _{DD} consumption in Stop mode	
Table 27.	Typical and maximum V _{DDA} consumption in Stop mode	
Table 28.	Typical and maximum current consumption from V _{BAT} supply	
Table 29.	Typical current consumption in Run mode, code with data processing	
T-1-1- 00	running from Flash	
Table 30.	Typical current consumption in Sleep mode, code running from Flash or RAM	
Table 31.	Switching output I/O current consumption	
Table 32.	Peripheral current consumption	
Table 33.	Low-power mode wakeup timings	
Table 34.	High-speed external user clock characteristics.	
Table 35. Table 36.	Low-speed external user clock characteristics	
Table 36.	HSE oscillator characteristics	09
Table 37.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	/ 1
Table 36.	LSI oscillator characteristics	
Table 39.		
Table 40.	PLL characteristics	
Table 41.	Flash memory endurance and data retention	
Table 42.		
Table 43.	EMS characteristics	
Table 44.	EMI characteristics	
Table 45.	Electrical sensitivities	
1 avit 40.	EIECU ICAI 3EI 13IU VIUE3	/ 0



Table 47.	I/O current injection susceptibility	78
Table 48.	I/O static characteristics	79
Table 49.	Output voltage characteristics	81
Table 50.	I/O AC characteristics	82
Table 51.	NRST pin characteristics	83
Table 52.	NPOR pin characteristics	84
Table 53.	TIMx characteristics	85
Table 54.	IWDG min/max timeout period at 40 kHz (LSI)	85
Table 55.	WWDG min-max timeout value @72 MHz (PCLK)	86
Table 56.	I2C analog filter characteristics	87
Table 57.	SPI characteristics	88
Table 58.	I2S characteristics	90
Table 59.	ADC characteristics	93
Table 60.	Maximum ADC RAIN	95
Table 61.	ADC accuracy - limited test conditions	96
Table 62.	ADC accuracy	98
Table 63.	ADC accuracy	99
Table 64.	DAC characteristics	101
Table 65.	Comparator characteristics	102
Table 66.	Operational amplifier characteristics	104
Table 67.	TS characteristics	107
Table 68.	Temperature sensor calibration values	107
Table 69.	V _{BAT} monitoring characteristics	107
Table 70.	WLCSP49 wafer level chip size package mechanical data	110
Table 71.	32-lead, ultra thin, fine pitch quad flat no-lead package mechanical data	112
Table 72.	Package thermal characteristics	115
Table 73.	Ordering information scheme	118
Table 74.	Document revision history	119



List of figures

Figure 1.	STM32F318x8 block diagram	. 11
Figure 2.	Clock tree	
Figure 3.	Infrared transmitter	
Figure 4.	STM32F318x8 UFQFPN32 pinout	. 31
Figure 5.	STM32F318x8 WLCSP49 ballout	. 32
Figure 6.	STM32F318x8 memory mapping	. 45
Figure 7.	Pin loading conditions	. 48
Figure 8.	Pin input voltage	. 48
Figure 9.	Power supply scheme	
Figure 10.	Current consumption measurement scheme	
Figure 11.	Typical V _{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')	. 59
Figure 12.	High-speed external clock source AC timing diagram	. 67
Figure 13.	Low-speed external clock source AC timing diagram	. 68
Figure 14.	Typical application with an 8 MHz crystal	. 70
Figure 15.	Typical application with a 32.768 kHz crystal	
Figure 16.	HSI oscillator accuracy characterization results for soldered parts	. 73
Figure 17.	TC and TTa I/O input characteristics	
Figure 18.	Five volt tolerant (FT and FTf) I/O input characteristics	
Figure 19.	I/O AC characteristics definition	
Figure 20.	Recommended NRST pin protection	
Figure 21.	SPI timing diagram - slave mode and CPHA = 0	. 89
Figure 22.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	. 89
Figure 23.	SPI timing diagram - master mode ⁽¹⁾	. 90
Figure 24.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	. 92
Figure 25.		
Figure 26.	ADC typical current consumption in single-ended and differential modes	
Figure 27.	ADC accuracy characteristics	
Figure 28.	Typical connection diagram using the ADC	
Figure 29.	12-bit buffered /non-buffered DAC	
Figure 30.	Maximum V _{REFINT} scaler startup time from power down	
Figure 31.	OPAMP Voltage Noise versus Frequency	
Figure 32.	WLCSP49 wafer level chip size package	
Figure 33.	WLCSP49 marking example (package top view)	
Figure 34.	32-lead, ultra thin, fine pitch quad flat no-lead package (5 x 5)	
Figure 35.	UFQFPN32 recommended footprint	
Figure 36.	UFQFPN32 marking example (package top view)	114



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F318x8 microcontrollers.

This datasheet should be read in conjunction with the STM32F301x6/8 and STM32F318x8 advanced ARM[®]-based 32-bit MCUs reference manual (RM0366). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the ARM $^{\otimes}$ Cortex $^{\otimes}$ -M4 core, please refer to the Cortex $^{\otimes}$ -M4 Technical Reference Manual, available from ARM website www.arm.com.





2 Description

The STM32F318x8 family is based on the high-performance ARM[®] Cortex[®]-M4 32-bit RISC core operating at a frequency of up to 72 MHz and embedding a floating point unit (FPU). The family incorporates high-speed embedded memories (64 Kbyte of Flash memory, 16 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer a fast 12-bit ADC (5 Msps), three comparators, an operational amplifier, up to 17 capacitive sensing channels, one DAC channel, a low-power RTC, one general-purpose 32-bit timer, one timer dedicated to motor control, and up to three general-purpose 16-bit timers, and one timer to drive the DAC. They also feature standard and advanced communication interfaces: three I²Cs, up to three USARTs, up to two SPIs with multiplexed full-duplex I2S, and an infrared transmitter.

The STM32F318x8 family operates in the -40 to $+85^{\circ}$ C and -40 to $+105^{\circ}$ C temperature ranges from at 1.8 V \pm 8% power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F318x8 family offers devices in 32- and 49-pin packages.

The set of included peripherals changes with the device chosen.



Table 1. STM32F318x8 device features and peripheral counts

	Peripheral	STM32F318K8	STM32F318C8		
Flash (Kbytes)		64			
SRAM (Kbytes)		16			
	Advanced control	1 (16	6-bit)		
	General purpose		6-bit) 2 bit)		
	Basic	,	1		
Timers	SysTick timer	,	1		
	Watchdog timers (independent, window)	2	2		
	PWM channels (all) (1)	16	18		
	PWM channels (except complementary)	10	12		
	SPI/I2S	2	2		
Comm. interfaces	I ² C	3	3		
	USART	2	3		
GPIOs	Normal I/Os (TC, TTa)	9	19		
GPIOS	5-Volt tolerant I/Os (FT, FT1)	14	17		
DMA channels		7	7		
Capacitive sensing	channels	17			
12-bit ADC		1			
Number of ADC ch	annels	8	11		
12-bit DAC channe	els	,	1		
Analog comparator		2	3		
Operational amplifi	er	,	1		
CPU frequency		72 MHz			
Operating voltage		V _{DD} = 1.8 V ± 8% V _{DDA} voltage range = 1.65 V to 3.6 V			
Operating tempera	ture	Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C Junction temperature: - 40 to 125 °C			
Packages		UFQFPN32	WLCSP49		

^{1.} This total number considers also the PWMs generated on the complementary output channels.




Figure 1. STM32F318x8 block diagram



3 Functional overview

3.1 ARM[®] Cortex[®]-M4 core with FPU, embedded Flash and SRAM

The ARM[®] Cortex[®]-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM[®] Cortex[®]-M4 32-bit RISC processor with FPU features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single-precision FPU speeds up software development by using metalanguage development tools while avoiding saturation.

With its embedded ARM core, the STM32F318x8 family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F318x8 family devices.

3.2 Memories

3.2.1 Embedded Flash memory

All STM32F318x8 devices feature 64 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

3.2.2 Embedded SRAM

STM32F318x8 devices feature 16 Kbytes of embedded SRAM.

3.3 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10) or USART2 (PA2/Pa3) or I2C1 (PB6/PB7) or I2C3 (PA8, PB5).

3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{SS} , V_{DD} = 1.8 V ± 8% V: external power supply for I/Os and the internal regulator. It is provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supply for ADC, DAC, comparators, operational amplifier, reset blocks, RCs and PLL. The minimum voltage to be applied to V_{DDA} differs from one analog peripheral to another. *Table 2* provides the summary of the V_{DDA} ranges for analog peripherals. The V_{DDA} voltage level must always be greater than or equal to the V_{DD} voltage level and must be provided first.

Table 2. External analog supply values for analog peripherals

Analog peripheral	Minimum V _{DDA} supply	Maximum V _{DDA} supply
ADC/COMP	1.8 V	3.6 V
DAC/OPAMP	2.4 V	3.6 V

 V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch which is guaranteed in the full range of V_{DD}) when V_{DD} is not present.

3.5.2 Power supply supervisor

The device power-on reset (POR) is controlled through the external NPOR pin. The device remains in reset state when NPOR pin is held low.

To guarantee a proper power-on reset, the NPOR pin must be held low when V_{DDA} is applied. Then, when V_{DD} is stable, the reset state can be exited by:

- either putting the NPOR pin in high impedance, NPOR pin has an internal pull up
- on forcing the pin to high level by connecting it to V_{DDA}.

3.5.3 Low-power modes

The STM32F318x8 supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm, COMPx, I2C or USARTx.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop.

3.6 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Interconnect Interconnect source Interconnect action destination Timers synchronization or chaining TIMx ADC1 Conversion triggers DAC1 TIMx DMA Memory to memory transfer trigger Compx Comparator output blanking **COMPx** TIMx Timer input: OCREF_CLR input, input capture ADC1 TIM1 Timer triggered by analog watchdog **GPIO RTCCLK** Clock source used as input channel for HSI and TIM16 HSF/32 I SI calibration MC0 CSS CPU (hard fault) TIM1 Timer break **COMPx** TIM15, 16, 17 **PVD GPIO**

Table 3. STM32F318x8 peripheral interconnect matrix



Table 3. STM32F318x8 peripheral interconnect matrix (continued)

<u> </u>					
Interconnect source	Interconnect destination	Interconnect action			
	TIMx	External trigger, timer break			
GPIO	ADC1 DAC1	Conversion external trigger			
DAC1 COMPx		Comparator inverting input			

Note:

For more details about the interconnect actions, please refer to the corresponding sections in the STM32F301x6/8 and STM32F318x8 reference manual RM0366.

3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

The advanced clock controller clocks the core and all peripherals using a single crystal or oscillator. To achieve audio class performance, an audio crystal can be used.

FLITFCLK to Flash programming interface HSI → to I2Cx (x = 1,2,3) SYSCLK 12SSRC **→**to I2Sx (x = 2,3) Ext. clock I2S_CKIN 8 MHz HSI HSI RC /2 to AHB bus, core, memory and DMA to cortex System timer HCLK PLLSRC /8 SW ► FHCLK Cortex free running clock to APB1 peripherals PLL AHB APB1 PLLCLK PCLK1 prescaler prescaler x2,x3, x16 . /1,2,..512 /1,2,4,8,16 HSE SYSCLK If (APB1 prescaler CSS ▶ to TIM 2, 6, 7 /2,/3, =1) x1 else x2 /16 PCLK1 SYSCLK HSI OSC_OUT to USART (x = 1, 2, 3)4-32 MHz LSE HSE OSC OSC_IN APB2 PCLK2 prescaler → to APB2 peripherals /1,2,4,8,16 /32 RTCCLK to RTC OSC32_IN LSE OSC If (APB2 prescale 32.768kHz LSE OSC32_OUT [=1) x1 else x2 RTCSEL[1:0] ▶ IWDGCLK LSI RC LSI 40kHz to IWDG PLLNODIV MCOPRE /1,2 PLLCLK TIM1,15,16,17 x2 -HSI /1,2,4, -LSI -HSE MCO [.. 128 -SYSCLK -LSE ADC Main clock Prescaler /1,2,4 ▶ to ADC1 output MCO ADC Prescaler 1,2,4,6,8,10,12,16 32,64,128,256 MS34979V1

Figure 2. Clock tree

3.8 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

3.9 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 7 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I2C, USART, timers, DAC and ADC.

3.10 Interrupts and events

3.10.1 Nested vectored interrupt controller (NVIC)

The STM32F318x8 devices embed a nested vectored interrupt controller (NVIC) able to handle up to 60 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.11 Fast analog-to-digital converter (ADC)

An analog-to-digital converter, with selectable resolution between 12 and 6 bit, is embedded in the STM32F318x8 family devices. The ADC has up to 11 external channels performing conversions in single-shot or scan modes. Channels can be configured to be either single-ended input or differential input. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller.

Three analog watchdogs are available. The analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.11.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.11.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC1_IN18 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

3.11.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN17. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.12 Digital-to-analog converter (DAC)

One 12-bit buffered DAC channel (DAC1_OUT1) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- One DAC output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability
- External triggers for conversion

3.13 Operational amplifier (OPAMP)

The STM32F318x8 embeds one operational amplifier with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When the operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

5//

3.14 Ultra-fast comparators (COMP)

The STM32F318x8 devices embed up to three ultra-fast rail-to-rail comparators which offer the features below:

- Programmable internal or external reference voltage
- Selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 22: Embedded internal reference voltage* for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, and also generate interrupts and breaks for the timers.

3.15 Timers and watchdogs

The STM32F318x8 includes advanced control timer, up to general-purpose timers, basic timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 4.	Timer	feature	com	parison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementary outputs
Advanced control	TIM1 ⁽¹⁾	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	Yes
	TIM2	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15 ⁽¹⁾	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
	TIM16 ⁽¹⁾ , TIM17 ⁽¹⁾	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

TIM1/15/16/17 can be clocked from the PLL running at 144 MHz when the system clock source is the PLL and AHB or APB2 subsystem clocks are not divided by more than 2 cumulatively.

3.15.1 Advanced timer (TIM1)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in Section 3.15.2 using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

3.15.2 General-purpose timers (TIM2, TIM15, TIM16, TIM17)

There are up to four synchronizable general-purpose timers embedded in the STM32F318x8 (see *Table 4* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM₂

TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler

It features 4 independent channels for input capture/output compare, PWM or one-pulse mode output. It can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counter can be frozen in debug mode.

It has independent DMA request generation and supports quadrature encoders.

TIM15, TIM16 and TIM 17

These three timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.15.3 Basic timer (TIM6)

This timer is mainly used for DAC trigger generation. It can also be used as a generic 16-bit time base.

3.15.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop mode. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.15.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.16 Real-time clock (RTC) and backup registers

The RTC and the 20 backup registers are supplied through a switch that takes power from either the V_{DD} supply when present or the VBAT pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V_{DD} power is not present.

They are not reset by a system or power reset.

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms with wake up from Stop mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.



3.17 Inter-integrated circuit interfaces (I²C)

The devices feature three I^2C bus interfaces which can operate in multimaster and slave mode. Each I2C interface can support standard (up to 100 kHz), fast (up to 400 kHz) and fast mode + (up to 1 MHz) modes.

All I²C interfaces support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

Table 5. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

In addition, it provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. It also has a clock domain independent from the CPU clock, allowing the I2Cx (x=1,3) to wake up the MCU from Stop mode on address match.

The I2C interfaces can be served by the DMA controller.

Refer to Table 6 for the features available in I2C1, I2C2 and I2C3.

Table 6. STM32F318x8 I²C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
7-bit addressing mode	X	Х	Х
10-bit addressing mode	Х	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х	Х
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Independent clock	Х	Х	Х
SMBus	Х	Х	Х
Wakeup from STOP	Х	Х	Х

^{1.} X = supported.

3.18 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F318x8 devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbit/s.

All USARTs support hardware management of the CTS and RTS signals, multiprocessor communication mode, single-wire half-duplex communication mode and synchronous mode.

USART1 supports SmartCard mode, IrDA SIR ENDEC, LIN Master capability and autobaudrate detection.

All USART interfaces can be served by the DMA controller.

Refer to *Table 7* for the features available in all USARTs interfaces.

USART modes/features⁽¹⁾ **USART2 USART3 USART1** Hardware flow control for modem Χ Х Χ Х Χ Χ Continuous communication using DMA Multiprocessor communication Χ Χ Χ Synchronous mode Х Х Χ SmartCard mode Х Single-wire half-duplex communication Х Х Χ IrDA SIR ENDEC block Χ LIN mode Х Χ Dual clock domain and wakeup from Stop mode Receiver timeout interrupt Х Modbus communication Х Auto baud rate detection Х **Driver Enable** Χ Χ Х

Table 7. USART features

3.19 Serial peripheral interfaces (SPI)/Inter-integrated sound interfaces (I2S)

Two SPI interfaces (SPI2 and SPI3) allow communication up to 18 Mbit/s in slave and master modes in full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master



^{1.} X = supported.

mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

Refer to Table 8 for the features available in SPI2 and SPI3.

Table 8. STM32F318x8 SPI/I2S implementation

SPI features ⁽¹⁾	SPI2	SPI3
Hardware CRC calculation	Х	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I2S mode	Х	Х
TI mode	Х	Х

^{1.} X = supported.

3.20 Touch sensing controller (TSC)

The STM32F318x8 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 17 capacitive sensing channels distributed over 6 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (for example glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

Table 9. Capacitive sensing GPIOs available on STM32F318x8 devices

Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0
1	TSC_G1_IO2	PA1
'	TSC_G1_IO3	PA2
	TSC_G1_IO4	PA3
	TSC_G2_IO1	PA4
2	TSC_G2_IO2	PA5
2	TSC_G2_IO3	PA6
	TSC_G2_IO4	PA7
3	TSC_G3_IO2	PB0
3	TSC_G3_IO3	PB1
	TSC_G4_IO1	PA9
4	TSC_G4_IO2	PA10
7	TSC_G4_IO3	PA13
	TSC_G4_IO4	PA14
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
5	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7
	TSC_G6_IO1	PB11
6	TSC_G6_IO2	PB12
	TSC_G6_IO3	PB13
	TSC_G6_IO4	PB14

Table 10. No. of capacitive sensing channels available on STM32F318x8 devices

Amalan I/O muawa	Number of capacitive sensing channels					
Analog I/O group	STM32F318C8	STM32F318K8				
G1	3	3				
G2	3	3				
G3	2	1				
G4	3	3				
G5	3	3				
G6	3	0				
Number of capacitive sensing channels	17	13				



3.21 Infrared transmitter

The STM32F318x8 devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.




Figure 3. Infrared transmitter

3.22 Development support

3.22.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

4 Pinouts and pin description





Figure 4. STM32F318x8 UFQFPN32 pinout

Figure 5. STM32F318x8 WLCSP49 ballout



MS34978V1

Table 11. Legend/abbreviations used in the pinout table

Name Abbreviation		Abbreviation	Definition			
Pin r	name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name				
		S	Supply pin			
Pin	type	I	Input only pin			
		I/O	Input / output pin			
		FT	5 V tolerant I/O			
		FTf	5 V tolerant I/O, I2C FM+ option			
		TTa	3.3 V tolerant I/O directly connected to ADC1			
I/O otr	u oturo	TT	3.3 V tolerant I/O			
1/0 811	ucture	TC	Standard 3.3V I/O			
		POR	POR Dedicated to NPOR pin			
		В	Dedicated BOOT0 pin			
		RST	Bi-directional reset pin with embedded weak pull-up resistor			
Notes		Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset				
<u> </u>	Alternate functions	Functions selected through GPIOx_AFR registers				
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers				





Table 12. STM32F318x8 pin definitions

	Table 12. 31 W32F310X0 pili definitions							
	in nber							
UQFN32	WLCSP49	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
-	В6	VBAT	S	-		Backup power supply		
-	D5	PC13 ⁽¹⁾ TAMPER1 WKUP2 (PC13)	I/O	TC	(1)	TIM1_CH1N	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT	
-	C7	PC14 ⁽¹⁾ OSC32_IN (PC14)	I/O	TC	(1)	-	OSC32_IN	
-	C6	PC15 ⁽¹⁾ OSC32_OUT (PC14)	I/O	TC	(1)	-	OSC32_OUT	
2	D7	PF0 OSC_IN (PF0)	I/O	FTf		I2C2_SDA, SPI2_NSS/I2S2_WS, TIM1_CH3N	OSC_IN	
3	D6	PF1 OSC_OUT (PF1)	0	FTf		I2C2_SCL, SPI2_SCK/I2S2_CK	OSC_OUT	
4	E7	NRST	I/O	RST		Device reset input/internal reset output (active low)		
6	E6	VSSA/VREF-	S	-		Analog ground/Negative reference voltage		
5	A6	VDDA/VREF+	S	-		Analog power supply/Positive reference voltage		
7	F6	PA0 -TAMPER2- WKUP1	I/O	ТТа		TIM2_CH1/TIM2_ETR, TSC_G1_IO1, USART2_CTS, EVENTOUT	ADC1_IN1, RTC_TAMP2, WKUP1	

Pinouts and pin description

Table 12. STM32F318x8 pin definitions (continued)

P	Pin l							
UQFN32	WLCSP49 aqu	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
8	G7	PA1	I/O	ТТа		RTC_REFIN, TIM2_CH2, TSC_G1_IO2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC1_IN2	
9	E5	PA2	I/O	ТТа		TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT, TIM15_CH1, EVENTOUT	ADC1_IN3, COMP2_INM	
10	E4	PA3	1/0	ТТа		TIM2_CH4, TSC_G1_IO4, USART2_RX, TIM15_CH2, EVENTOUT	ADC1_IN4	
-	F7	VSS_4	S	-		-	-	
-	F2	VDD_4	8	-		-	-	
11	G6	PA4	I/O	ТТа	(2)	TSC_G2_IO1, SPI3_NSS/I2S3_WS, USART2_CK, EVENTOUT	ADC1_IN5, DAC1_OUT1, COMP2_INM, COMP4_INM, COMP6_INM	
12	F5	PA5	I/O	TTa		TIM2_CH1/TIM2_ETR, TSC_G2_IO2, EVENTOUT	OPAMP2_VINM	
13	F4	PA6	I/O	TTa	(2)	TIM16_CH1, TSC_G2_IO3, TIM1_BKIN, EVENTOUT	ADC1_IN10, OPAMP2_VOUT	
14	F3	PA7	I/O	ТТа		TIM17_CH1, TSC_G2_IO4, TIM1_CH1N, EVENTOUT	ADC1_IN15, COMP2_INP, OPAMP2_VINP	





Table 12. STM32F318x8 pin definitions (continued)

P Nun				5 12. OTW			
UQFN32	WLCSP49	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
15	G5	PB0	I/O	TTa		TSC_G3_IO2, TIM1_CH2N, EVENTOUT	ADC1_IN11, COMP4_INP, OPAMP2_VINP
-	G4	PB1	I/O	TTa		TSC_G3_IO3, TIM1_CH3N, COMP4_OUT, EVENTOUT	ADC1_IN12
-	E3	PB10	I/O	TT		TIM2_CH3, TSC_SYNC, USART3_TX, EVENTOUT	-
-	G2	PB11	I/O	TTa		TIM2_CH4, TSC_G6_IO1, USART3_RX, EVENTOUT	ADC1_IN14, COMP6_INP
16	D3	VSS_2	S	-		Digital ground	
17	B2	VDD_2	S	-		Digital pov	ver supply
-	E2	PB12	I/O	TT		TSC_G6_IO2, I2C2_SMBAL, SPI2_NSS/I2S2_WS, TIM1_BKIN, USART3_CK, EVENTOUT	-
-	G1	PB13	I/O	ТТа		TSC_G6_IO3, SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, EVENTOUT	ADC1_IN13
-	F1	PB14	I/O	ТТа		TIM15_CH1, TSC_G6_IO4, SPI2_MISO/I2S2ext_SD, TIM1_CH2N, USART3_RTS_DE, EVENTOUT	OPAMP2_VINP

Table 12. STM32F318x8 pin definitions (continued)

	in nber						
UQFN32	WLCSP49	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	E1	PB15	I/O	ТТа		RTC_REFIN, TIM15_CH2, TIM15_CH1N, TIM1_CH3N, SPI2_MOSI/I2S2_SD, EVENTOUT	COMP6_INM
18	D1	PA8	1/0	FT		MCO, I2C3_SCL, I2C2_SMBAL, I2S2_MCK, TIM1_CH1, USART1_CK, EVENTOUT	-
19	D2	PA9	1/0	FTf		I2C3_SMBAL, TSC_G4_IO1, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, EVENTOUT	-
20	C2	PA10	I/O	FTf		TIM17_BKIN, TSC_G4_IO2, I2C2_SDA, SPI2_MISO/I2S2ext_SD, TIM1_CH3, USART1_RX, COMP6_OUT, TIM2_CH4, EVENTOUT	-
21	C1	PA11	I/O	FT		SPI2_MOSI/I2S2_SD, TIM1_CH1N, USART1_CTS, TIM1_CH4, TIM1_BKIN2, EVENTOUT	-
22	C3	PA12	I/O	FT		TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, TIM1_ETR, EVENTOUT	-
23	В3	PA13	I/O	FT		SWDIO, TIM16_CH1N, TSC_G4_IO3, IR-OUT, USART3_CTS, EVENTOUT	-



			10.01		1	l l l l l l l l l l l l l l l l l l l	
	in nber						
UQFN32	WLCSP49	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	B1	VSS_3	S	-		Digital (ground
-	B2	VDD_3	S	1		Digital pov	ver supply
24	A1	PA14	I/O	FTf		SWCLK-JTCK, TSC_G4_IO4, I2C1_SDA, TIM1_BKIN, USART2_TX, EVENTOUT	-
25	A2	PA15	I/O	FTf		JTDI, TIM2_CH1/TIM2_ETR, TSC_SYNC, I2C1_SCL, SPI3_NSS/I2S3_WS, USART2_RX, TIM1_BKIN, EVENTOUT	-
26	А3	PB3	I/O	FT		JTDO-TRACESWO, TIM2_CH2, TSC_G5_IO1, SPI3_SCK/I2S3_CK, USART2_TX, EVENTOUT	-
27	A4	PB4	I/O	FT		JTRST, TIM16_CH1, TSC_G5_IO2, SPI3_MISO/I2S3ext_SD, USART2_RX, TIM17_BKIN, EVENTOUT	-
28	B4	PB5	I/O	FT		TIM16_BKIN, I2C1_SMBAI, SPI3_MOSI/I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, EVENTOUT	-
29	C4	PB6	I/O	FTf		TIM16_CH1N, TSC_G5_IO3, I2C1_SCL, USART1_TX, EVENTOUT	-

Table 12. STM32F318x8 pin definitions (continued)

	Table 12. 31M321 310X0 pm definitions (Continued)										
Pi Num				Ð							
UQFN32	WLCSP49	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions				
-	D4	PB7	I/O	FTf		TIM17_CH1N, TSC_G5_IO4, I2C1_SDA, USART1_RX, EVENTOUT	-				
30	G3	NPOR	I	POR		Device power-	on reset input				
31	A5	BOOT0	I	В		Boot memor	ry selection				
-	B5	PB8	I/O	FTf		TIM16_CH1, TSC_SYNC, I2C1_SCL, USART3_RX TIM1_BKIN, EVENTOUT	-				
-	C5	PB9	I/O	FTf		TIM17_CH1, I2C1_SDA, IR-OUT, USART3_TX, COMP2_OUT, EVENTOUT	-				
32	D3	VSS_1	S	-		Digital ground					
"1"	B7	VDD_1	S	-		Digital power supply					

PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current (3 mA), the use of GPIO PC13 to PC15 in output mode is limited:

After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIOs, refer to the Battery backup domain and BKP register description sections in the RM0366 reference manual.

2. These GPIOs offer a reduced touch sensing sensitivity. It is thus recommended to use them as sampling capacitor I/O.



⁻ The speed should not exceed 2 MHz with a maximum load of 30 pF

⁻ These GPIOs must not be used as current sources (e.g. to drive an LED).



Table 13. Alternate functions for Port A

	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	I2C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	TIM1/TIM15	TIM2/TIM17	TIM1	TIM1			EVENT
PA0	-	TIM2_C H1/ TIM2_E TR	-	TSC_G 1_IO1	-	-	-	USART 2_CTS	-	-	-	-	-	-		EVENT OUT
PA1	RTC_RE FIN	TIM2_C H2	-	TSC_G 1_IO2	-	-	-	USART 2_RTS_ DE	-	-	-	-	-	-	-	EVENT OUT
PA2	-	TIM2_C H3	-	TSC_G 1_IO3	-	-	-	USART 2_TX	COMP2 _OUT	TIM15_ CH1	-	-	-	-	-	EVENT OUT
PA3	-	TIM2_C H4	-	TSC_G 1_IO4	-	-	-	USART 2_RX	-	-	-	-	-	-	-	EVENT OUT
PA4	-	-	-	TSC_G 2_IO1	-	-	SPI3_NSS/ I2S3_WS	USART 2_CK	-	-	-	-	-	-	-	EVENT OUT
PA5	-	TIM2_C H1/ TIM2_E TR	-	TSC_G 2_IO2	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PA6	-	TIM16_ CH1	-	TSC_G 2_IO3	-	-	TIM1_BKIN	-	-	-	-	-	-	-	-	EVENT OUT
PA7	-	TIM17_ CH1	-	TSC_G 2_IO4	-	-	TIM1_CH1 N	-	-	-	-	-	-	-	-	EVENT OUT
PA8	мсо	-	-	I2C3_S CL	I2C2_S MBAL	I2S2_MC K	TIM1_CH1	USART 1_CK	-	-	-	-	-	-	-	EVENT OUT

					Table	e 13. Alte	rnate func	tions fo	Port A	(continu	ned)					
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	I2C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	TIM1/TIM15	TIM2/TIM17	TIM1	TIM1			EVENT
PA9	-	-	I2C3_S MBAL	TSC_G 4_IO1	I2C2_S CL	I2S3_MC K	TIM1_CH2	USART 1_TX	-	-	TIM2_C H3	-	-	-	-	EVENT OUT
PA10	-	TIM17_ BKIN		TSC_G 4_IO2	I2C2_S DA	SPI2_MIS O/I2S2ext _SD	TIM1_CH3	USART 1_RX	COMP6 _OUT		TIM2_C H4	-	-	-	-	EVENT OUT
PA11	-	-	-	-	-	SPI2_MO SI/I2S2_S D	TIM1_CH1 N	USART 1_CTS	-	-	-	TIM1_C H4	TIM1_B KIN2	-	-	EVENT OUT
PA12	-	TIM16_ CH1	-	-	-	I2SCKIN	TIM1_CH2 N	USART 1_RTS_ DE	COMP2 _OUT	-	-	TIM1_E TR	-	-	-	EVENT OUT
PA13	SWDAT- JTMS	TIM16_ CH1N	-	TSC_G 4_IO3	-	IR-OUT	-	USART 3_CTS	-	-	-	-	-	-	-	EVENT OUT
PA14	SWCLK- JTCK		-	TSC_G 4_IO4	I2C1_S DA	-	TIM1_BKIN	USART 2_TX	-	-	-	-	-	-	-	EVENT OUT
PA15	JTDI	TIM2_C H1/ TIM2_E TR	-	TSC_S YNC	I2C1_S CL	-	SPI3_NSS/ I2S3_WS	USART 2_RX	-	TIM1_B KIN	-	-	-	-	-	EVENT OUT





Table 14. Alternate functions for Port B

	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	12C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	TIM1/TIM15	TIM2/TIM17	TIM1	TIM1			EVENT
РВ0	-	-	-	TSC_G 3_IO2	-	-	TIM1_C H2N	-	-	-	-	-	-	-	-	EVENT OUT
PB1	-	-	-	TSC_G 3_IO3	-	-	TIM1_C H3N	-	COMP4 _OUT	-	-	-	-	-	-	EVENT OUT
PB3	JTDO- TRACE SWO	TIM2_C H2	-	TSC_G 5_IO1	-	-	SPI3_S CK/I2S3 _CK	USART 2_TX	-	-	-	-	-	-	-	EVENT OUT
PB4	JTRST	TIM16_ CH1	-	TSC_G 5_IO2	-	-	SPI3_MI SO/I2S3 _SD	USART 2_RX	-	-	TIM17_ BKIN	-	-	-	-	EVENT OUT
PB5	-	TIM16_ BKIN	-		I2C1_S MBAI	-	SPI3_M OSI/I2S 3ext_SD	USART 2_CK	I2C3_S DA	-	TIM17_ CH1	-	-	-	-	EVENT OUT
PB6	-	TIM16_ CH1N	-	TSC_G 5_IO3	I2C1_S CL	-	-	USART 1_TX	-	-	-	-	-	-	-	EVENT OUT
PB7	-	TIM17_ CH1N	-	TSC_G 5_IO4	I2C1_S DA	-	-	USART 1_RX	-	-	-	-	-	-	-	EVENT OUT
PB8	-	TIM16_ CH1	-	TSC_S YNC	I2C1_S CL	-	-	USART 3_RX	-	-	-	-	TIM1_B KIN	-	-	EVENT OUT
PB9	-	TIM17_ CH1	-		I2C1_S DA	-	IR-OUT	USART 3_TX	COMP2 _OUT	-	-	-	-	-	-	EVENT OUT
PB10	-	TIM2_C H3	-	TSC_S YNC	-	-	-	USART 3_TX	-	-	-	-	-	-	-	EVENT OUT

					Table	14. Alte	rnate fu	nctions	for Port	B (cont	inued)					
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	I2C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	TIM1/TIM15	TIM2/TIM17	TIM1	TIM1			EVENT
PB11	-	TIM2_C H4	-	TSC_G 6_IO1	-	-	-	USART 3_RX	-	-	-	-	-	-	-	EVENT OUT
PB12	-	-	-	TSC_G 6_IO2	I2C2_S MBAL	SPI2_N SS/I2S2 _WS	TIM1_B KIN	USART 3_CK	-	-	-	-	-	-	-	EVENT OUT
PB13	-	-	-	TSC_G 6_IO3	-	SPI2_S CK/ I2S2_C K	TIM1_C H1N	USART 3_CTS	-	-	-	-	-	-	-	EVENT OUT
PB14	-	TIM15_ CH1	-	TSC_G 6_IO4	-	SPI2_MI SO/I2S2 ext_SD	TIM1_C H2N	USART 3_RTS_ DE	-	-	-	-	-	-	-	EVENT OUT
PB15	RTC_R EFIN	TIM15_ CH2	TIM15_ CH1N	-	TIM1_C H3N	SPI2_M OSI/ I2S2_S D	-	-	-	-	-	-	-	-	-	EVENT OUT





Table 15. Alternate functions for Port F

Port &	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
pin	SYS_AF	TIM2/TIM15/ TIM16/TIM17/ EVENT	I2C3/TIM1/TIM2/ TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/ Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/ Infrared	USART1/USAR T2/USART3/ GPCOMP6
PF0	-	-	-	-	I2C2_SDA	SPI2_NSS/ I2S2_WS	TIM1_CH3N	-
PF1	-	-	-	-	I2C2_SCL	SPI2_SCK/ I2S2_CK	-	-

5 Memory mapping




Figure 6. STM32F318x8 memory mapping

Table 16. STM32F318x8 peripheral register boundary addresses

Bus	Boundary address	Size (bytes)	Peripheral
AHB3	0x5000 0000 - 0x5000 03FF	1 K	ADC1
	0x4800 1800 - 0x4FFF FFFF	~132 M	Reserved
	0x4800 1400 - 0x4800 17FF	1 K	GPIOF
	0x4800 1000 - 0x4800 13FF	1 K	Reserved
AHB2	0x4800 0C00 - 0x4800 0FFF	1 K	Reserved
ALIDZ	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC
	0x4800 0400 - 0x4800 07FF	1 K	GPIOB
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 M	Reserved
	0x4002 4000 - 0x4002 43FF	1 K	TSC
	0x4002 3400 - 0x4002 3FFF	3 K	Reserved
	0x4002 3000 - 0x4002 33FF	1 K	CRC
	0x4002 2400 - 0x4002 2FFF	3 K	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 K	Flash interface
	0x4002 1400 - 0x4002 1FFF	3 K	Reserved
	0x4002 1000 - 0x4002 13FF	1 K	RCC
	0x4002 0400 - 0x4002 0FFF	3 K	Reserved
	0x4002 0000 - 0x4002 03FF	1 K	DMA1
	0x4001 8000 - 0x4001 FFFF	32 K	Reserved
	0x4001 4C00 - 0x4001 7FFF	13 K	Reserved
	0x4001 4800 - 0x4001 4BFF	1 K	TIM17
	0x4001 4400 - 0x4001 47FF	1 K	TIM16
	0x4001 4000 - 0x4001 43FF	1 K	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 K	Reserved
APB2	0x4001 3800 - 0x4001 3BFF	1 K	USART1
	0x4001 3000 - 0x4001 37FF	2 K	Reserved
	0x4001 2C00 - 0x4001 2FFF	1 K	TIM1
	0x4001 0800 - 0x4001 2BFF	8 K	Reserved
	0x4001 0400 - 0x4001 07FF	1 K	EXTI
	0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP
	0x4000 9C00 - 0x4000 FFFF	25 K	Reserved

Table 16. STM32F318x8 peripheral register boundary addresses (continued)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 7C00 - 0x4000 9BFF	8 K	Reserved
	0x4000 7800 - 0x4000 7BFF	1 K	I2C3
	0x4000 7400 - 0x4000 77FF	1 K	DAC1
	0x4000 7000 - 0x4000 73FF	1 K	PWR
	0x4000 5C00 - 0x4000 6FFF	5 K	Reserved
	0x4000 5800 - 0x4000 5BFF	1 K	I2C2
	0x4000 5400 - 0x4000 57FF	1 K	I2C1
	0x4000 4C00 - 0x4000 53FF	2 K	Reserved
	0x4000 4800 - 0x4000 4BFF	1 K	USART3
	0x4000 4400 - 0x4000 47FF	1 K	USART2
APB1	0x4000 4000 - 0x4000 43FF	1 K	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	1 K	SPI3/I2S3
	0x4000 3800 - 0x4000 3BFF	1 K	SPI2/I2S2
	0x4000 3400 - 0x4000 37FF	1 K	I2S2ext
	0x4000 3000 - 0x4000 33FF	1 K	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG
	0x4000 2800 - 0x4000 2BFF	1 K	RTC
	0x4000 1400 - 0x4000 27FF	5 K	Reserved
	0x4000 1000 - 0x4000 13FF	1 K	TIM6
	0x4000 0400 - 0x4000 0FFF	3 K	Reserved
	0x4000 0000 - 0x4000 03FF	1 K	TIM2
	0x2000 4000 - 3FFF FFFF	~512 M	Reserved
	0x2000 0000 - 0x2000 3FFF	16 K	SRAM
	0x1FFF F800 - 0x1FFF FFFF	2 K	Option bytes
	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory
	0x0801 0000 - 0x1FFF D7FF	~384 M	Reserved
	0x0800 0000 - 0x0800 FFFF	64 K	Main Flash memory
	0x0001 0000 - 0x07FF FFFF	~128 M	Reserved
	0x0000 000 - 0x0000 FFFF	64 K	Main Flash memory, system memory or SRAM depending on BOOT configuration

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 1.8 V, V_{DDA} = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 7*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 8*.



6.1.6 Power supply scheme

Backup circuitry Power 1.65 - 3.6 V (LSE, RTC, switch Wakeup logic, Backup registers) OUT shifter GP I/Os I/O logic Kernel logic (CPU, digital & memories) $4\;x\;V_{DD}$ Regulator 4 x 100 nF 4 x V_{SS} + 1 x 4.7 μF V_{DDA} V_{DDA} V_{REF^+} Analog: RCs, PLL, 10 nF ADC/DAC + 1 µF comparators, OPAMP, V_{REF} MS34995V1


Figure 9. Power supply scheme

Caution:

Each power supply pair (for example V_{DD}/V_{SS} , V_{DDA}/V_{SSA}) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

Figure 10. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 17: Voltage characteristics*, *Table 18: Current characteristics*, and *Table 19: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 17. Voltage characteristics⁽¹⁾

Symbol	Ratings	Min	Max	Unit
V_{DD} – V_{SS}	External main supply voltage (including V_{DD} and $V_{BAT})$	-0.3	1.95	V
$V_{DDA} - V_{SS}$	External main supply voltage	-0.3	4.0	V
V_{DD} – V_{DDA}	Allowed voltage difference for V _{DD} > V _{DDA}	-	0.4	V
	Input voltage on FT and FTf pins	V _{SS} - 0.3	V _{DD} + 4.0	
	Input voltage on TTa and TT pins	V _{SS} - 0.3	4.0	
$V_{IN}^{(2)}$	Input voltage on POR pin	V _{SS} - 0.3	V _{DDA} + 4.0	V
	Input voltage on any other pin	V _{SS} - 0.3	4.0	
	Input voltage on Boot0 pin	0	9	
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSX} - V _{SS}	Variations between all the different ground pins	-	50	1110
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3. sensitivity characters		V

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V_{DDA} and V_{DD}: V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD}.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 18: Current characteristics* for the maximum allowed injected current values


Table 18. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD_x power lines (source)	130	
Σl _{VSS}	Total current out of sum of all VSS_x ground lines (sink)	-130	
I _{VDD}	Maximum current into each V _{DD_x} power line (source) ⁽¹⁾	100	
I _{VSS}	Maximum current out of each V _{SS_x} ground line (sink) ⁽¹⁾	-100	
	Output current sunk by any I/O and control pin	25	
I _{IO(PIN)}	Output current sourced by any I/O and control pin	-25	
21	Total output current sunk by sum of all IOs and control pins ⁽²⁾	80	- mA
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-80	
	Injected current on TT, FT, FTf and B pins ⁽³⁾	-5/+0	
I _{INJ(PIN)}	Injected current on TC and RST pin ⁽⁴⁾	+/-5	
	Injected current on TTa pins ⁽⁵⁾	+/-5	
$\Sigma I_{\text{INJ(PIN)}}$	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	+/-25	

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS} and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 17: Voltage characteristics* for the maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DDA} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ}(PIN) must never be exceeded. Refer also to *Table 17: Voltage characteristics* for the maximum allowed input voltage values. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 61*.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 19. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature	150	°C



6.3 Operating conditions

6.3.1 General operating conditions

Table 20. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	72	
f _{PCLK1}	Internal APB1 clock frequency	-	0	36	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	72	
V _{DD}	Standard operating voltage	-	1.65	1.95	V
	Analog operating voltage (OPAMP and DAC not used)	Must have a potential	1.65	3.6	
V_{DDA}	Analog operating voltage (OPAMP and DAC used)	equal to or higher than V _{DD}	2.4	3.6	V
	Analog operating voltage		1.8	3.6	
V _{BAT}	Backup operating voltage	-	1.65	3.6	V
		TC I/O	-0.3	V _{DD} +0.3	
		TT I/O ⁽¹⁾	-0.3	3.6	
V _{IN}	I/O input voltage	TTa I/O pins and POR pin	-0.3	V _{DDA} +0.3	V
		FT and FTf I/O ⁽¹⁾	-0.3	5.2	
		воото	0	5.2	
	Power dissipation at	WLCSP49	-	408	mW
P _D	$T_A = 85 ^{\circ}\text{C}$ for suffix 6 or $T_A = 105 ^{\circ}\text{C}$ for suffix $7^{(2)}$	UFQFPN32	ı	540	mW
	Ambient temperature for 6 suffix version	Maximum power dissipation	–40	85	°C
TA	Sullix Version	Low power dissipation ⁽³⁾	-40	105	
IA IA	Ambient temperature for 7 suffix version	Maximum power dissipation	-40	105	°C
	Sullix VEISIOII	Low power dissipation ⁽³⁾	-40	125	
TJ	lunction tomporature range	6 suffix version	-40	105	°C
IJ	Junction temperature range	7 suffix version	-40	125	C

^{1.} To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax}. See *Table 72: Package thermal characteristics*.

^{3.} In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} . See *Table 72: Package thermal characteristics*

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 21* are derived from tests performed under the ambient temperature condition summarized in *Table 20*.

Table 21. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
4	V _{DD} rise time rate		0	∞	
t_{VDD}	V _{DD} fall time rate	-	20	∞	μs/V
	V _{DDA} rise time rate		0	∞	μ5/ ν
t _{VDDA}	V _{DDA} fall time rate	-	20	∞	

6.3.3 Embedded reference voltage

The parameters given in *Table 22* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		–40 °C < T _A < +105 °C	1.16	1.2	1.25	V
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +85 °C	1.16	1.2	1.24 (1)	V
T _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	2.2	-	-	μs
V _{RERINT}	Internal reference voltage spread over the temperature range	V _{DD} = 1.8 V ±10 mV	-	-	10 ⁽²⁾	mV
T _{Coeff}	Temperature coefficient	-	-	-	100 (2)	ppm/° C
T _{REFINT_RDY}	Internal reference voltage temporization	-	1.5	2.5	4.5	ms

Table 22. Embedded internal reference voltage

Guaranteed by design, not tested in production. Latency between the time when pin NPOR is set to 1 by the application and the time when V_{REFINTRDYF} is set to 1 by the hardware.

Calibration value name	Description	Memory address
V _{REFINT_CAL}	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

Table 23. Internal reference voltage calibration values

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Note: The total current consumption is the sum of I_{DD} and I_{DDA} .



^{1.} Data based on characterization results, not tested in production.

^{2.} Guaranteed by design, not tested in production.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz,1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f_{PCLK2} = f_{HCLK} and f_{PCLK1} = f_{HCLK/2}
- When f_{HCLK} > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or HSE (8 MHz) in bypass mode.

The parameters given in *Table 24* to *Table 30* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20*.

Table 24. Typical and maximum current consumption from VDD supply at VDD = 1.8V

				All	periphe	erals en	abled	All	periphe	erals dis	abled	
Symbol	Parameter	Conditions	f _{HCLK}	Tim	М	ах @ Т	A ⁽¹⁾	Turn	M	lax @ T,	\ ⁽¹⁾	Unit
				Тур	25°C	85°C	105°C	Тур	25°C	85°C	105°C	
			72 MHz	43.8	47.6	48.9	52.0	24.7	26.3	26.9	28.1	
			64 MHz	39.3	42.6	43.7	46.2	22.1	23.6	24.1	25.0	
		External	48 MHz	30.0	32.3	33.2	34.8	16.9	18.0	18.4	19.0	
		clock (HSE	32 MHz	20.5	21.8	22.5	23.4	11.6	12.3	12.6	12.9	
	Supply current in	bypass)	24 MHz	15.7	16.6	17.2	17.7	8.9	9.4	9.7	10.0	
1	Run		8 MHz	5.3	5.6	5.8	6.4	3.11	3.24	3.45	3.59	mA
I _{DD}	mode, executing		1 MHz	0.99	1.13	1.19	1.36	0.71	0.84	0.88	1.03	IIIA
	from Flash		64 MHz	36.2	39.0	39.8	41.8	21.9	23.3	23.7	24.5	
			48 MHz	27.7	29.7	30.4	31.6	16.7	17.8	18.1	18.6	
		Internal clock (HSI)	32 MHz	19.0	20.3	20.7	21.4	11.5	12.2	12.3	12.6	
			24 MHz	14.6	15.5	15.9	16.3	6.0	6.4	6.5	6.7	
			8 MHz	5.2	5.5	5.7	5.8	3.09	3.31	3.38	3.51	

Table 24. Typical and maximum current consumption from VDD supply at VDD = 1.8V (continued)

				All	periphe	erals en	abled	All	periphe	erals dis	abled	
Symbol	Parameter	Conditions	f _{HCLK}	Тур	М	ax @ T	A ⁽¹⁾	Тур		lax @ T	Unit	
				тур	25°C	85°C	105°C	тур	25°C	85°C	105°C	
			72 MHz	43.4	47.2 ⁽²⁾	48.5	51.3 ⁽²⁾	24.3	26.0 ⁽²⁾	26.5	27.6 ⁽²⁾	
			64 MHz	38.9	42.0	43.2	45.6	21.6	23.1	23.7	24.5	
		External	48 MHz	29.4	31.6	32.6	34.1	16.6	17.6	18.1	18.7	
		clock (HSE	32 MHz	20.0	21.3	22.0	22.8	11.1	11.8	12.1	12.4	
	Supply	bypass)	24 MHz	15.1	16.2	16.6	17.1	8.4	8.9	9.2	9.4	
	current in		8 MHz	4.95	5.31	5.52	5.69	2.73	2.95	3.10	3.24	
I _{DD}	Run mode, executing		1 MHz	0.60	0.73	0.83	0.99	0.33	0.40	0.52	0.69	
	from RAM Interna		64 MHz	35.6	38.3	39.1	41.0	21.3	22.8	23.2	23.9	
			48 MHz	27.1	29.0	29.6	30.8	16.1	17.2	17.4	17.9	
		Internal clock (HSI)	32 MHz	18.4	19.6	20.0	20.7	10.8	11.6	11.8	12.0	mA
		0.00.1 (1.10.)	24 MHz	13.9	14.8	15.2	15.6	5.4	5.8	6.0	6.1	
			8 MHz	4.69	5.02	5.19	5.34	2.60	2.81	2.92	3.05	
			72 MHz	29.1	31.2 ⁽²⁾	32.4	33.9 ⁽²⁾	5.9	6.3 ⁽²⁾	6.6	6.8 ⁽²⁾	
			64 MHz	26.0	27.9	28.8	30.1	5.3	5.6	5.9	6.1	
		External	48 MHz	16.5	17.6	18.3	19.0	3.37	3.63	3.83	3.98	
	O	clock (HSE	32 MHz	13.3	14.2	14.7	15.2	2.74	2.94	3.10	3.26	
	Supply current in	bypass)	24 MHz	10.1	10.7	11.2	11.5	2.12	2.30	2.42	2.56	
	Sleep mode,		8 MHz	3.28	3.54	3.76	3.93	0.66	0.77	0.88	1.05	
I _{DD}	executing		1 MHz	0.40	0.50	0.61	0.78	0.09	0.14	0.27	0.41	
	from Flash or RAM Internal clock (HSI)	64 MHz	22.6	24.2	24.9	25.9	4.89	5.21	5.41	5.58		
			48 MHz	17.2	18.4	18.9	19.5	3.70	3.96	4.12	4.27	
			32 MHz	11.7	12.4	12.8	13.2	2.49	2.66	2.81	2.96	mA
		24 MHz	8.9	9.4	9.7	10.0	1.28	1.46	1.59	1.68		
		CIOCK (HSI)	8 MHz	3.02	3.26	3.42	3.58	0.53	0.64	0.74	0.91	

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

^{2.} Data based on characterization results and tested in production with code executing from RAM.

Table 25. Typical and maximum current consumption from the V_{DDA} supply

		, , , p. ea. a.			V _{DDA}	= 2.4 \	<u>'</u>			= 3.6 V		
Symbol	Parameter	Conditions (1)	f _{HCLK}	Тур	М	ax @ T,	A ⁽²⁾	Тур	М	ах @ Т _А	(2)	Unit
				тур	25 °C	85 °C	105 °C	тур	25 °C	85 °C	105 °C	
			72 MHz	225	248 ⁽³⁾	261	266 ⁽³⁾	248	270 ⁽³⁾	290	296 ⁽³⁾	
			64 MHz	198	221	234	239	219	241	258	263	
			48 MHz	149	169	178	182	163	182	196	200	
	Supply	HSE bypass	32 MHz	102	120	128	131	112	131	139	142	
	current in	3) 1333	24 MHz	79	96	101	104	87	104	110	112	
1	Run mode, code		8 MHz	3.1	4.1	4.1	5.1	3.1	4.1	4.1	5.1	μA
I _{DDA}	executing		1 MHz	3.1	4.1	4.1	5.1	3.1	4.1	4.1	5.1	μΛ
	from Flash or RAM		64 MHz	263	287	301	306	292	317	333	339	
	OI KAIVI		48 MHz	214	236	248	252	237	260	272	277	
		HSI clock	32 MHz	167	187	196	199	185	206	216	219	
			24 MHz	144	164	171	173	161	179	188	191	
			8 MHz	67	81	85	86	77	91	93	95	

Current consumption from the V_{DDA} supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off, I_{DDA} is independent from the frequency.

Table 26. Typical and maximum V_{DD} consumption in Stop mode

Symbol	Parameter	Conditions	Typ @V _{DD} (V _{DD} = 1.8 V V _{DDA} = 3.3 V)	Max				
			1.8 V	T _A = 25°C	T _A = 85°C	T _A = 105°C		
I _{DD}	Supply current in Stop mode	All oscillators off	3.11	7.3	160	359	μΑ	

Table 27. Typical and maximum $V_{\mbox{\scriptsize DDA}}$ consumption in Stop mode

Symbol			Typ $@V_{DD}(V_{DD} = 1.8 V)$						Мах				
Symbol	Parameter	Conditions	1.8 V	2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25°C	T _A = 85°C	T _A = 105°C	Unit
	Supply current in Stop mode	All oscillators off	0.70	0.71	0.73	0.76	0.81	0.87	0.94	1.6	2.1	2.7	μA

^{2.} Data based on characterization results, not tested in production.


^{3.} Data based on characterization results and tested in production with code executing from RAM.

Table 28. Typical and maximum current consumption from V_{BAT} supply

		ic zo. Typio									DAI	10.7		
Symbol Para Conditions (1)			Typ.@V _{BAT}								Max. @V _{BAT} = 3.6V ⁽²⁾ T _A (°C)			Unit
			1.65V	1.8V	2V	2.4V	2.7V	3V	3.3V	3.6V	25	85	105	
	Backup domain	LSE & RTC ON; "Xtal mode" lower driving capability; LSEDRV[1: 0] = '00'	0.41	0.43	0.46	0.54	0.59	0.66	0.74	0.82	-	-	-	
I _{DD_VBAT}	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1: 0] = '11'	0.65	0.68	0.73	0.80	0.87	0.95	1.03	1.14	-	-	-	μΑ

- 1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.
- 2. Data based on characterization results, not tested in production.

Figure 11. Typical V_{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')



Typical current consumption

The MCU is placed under the following conditions:

- $V_{DD} = 1.8 \text{ V}, V_{DDA} = 3.3 \text{ V}$
- All I/O pins available on each package are in analog input configuration
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash prefetch is ON
- When the peripherals are enabled, $f_{APB1} = f_{AHB/2}$, $f_{APB2} = f_{AHB}$
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8,16 and 64 is used for the frequencies 4 MHz, 2 MHz, 1 MHz, 500 kHz and 125 kHz respectively.

Table 29. Typical current consumption in Run mode, code with data processing running from Flash

				Ту	p											
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit										
			72 MHz	42.6	24.0											
			64 MHz	38.2	21.6											
			48 MHz	29.1	16.5											
			32 MHz	19.9	11.3											
			24 MHz	15.2	8.6											
ı	Supply current in Run mode from		16 MHz	10.2	5.9	mA										
I_{DD}	V _{DD} supply		8 MHz	5.2	3.08	_ IIIA										
	00 - 11 7								4 MHz	2.97	1.79					
						2 MHz	1.76	1.13								
			1 MHz	1.16	0.80											
		Running from HSE	500 kHz	0.86	0.63											
		crystal clock 8 MHz,	125 kHz	0.63	0.50											
		code executing from	72 MHz	237	7.3											
			Flash			Flash	Flash	Flash	Flash	Flash	Flash	Flash	64 MHz	208	3.7	
								48 MHz	154	1.6						
						105	105.1									
							_	_	24 MHz	81	.3					
I _{DDA} ⁽¹⁾	Supply current in Run mode from		16 MHz	57	.7											
IDDA (1)			ן ו	ן י	¹	i			8 MHz	3.0	37	μA				
	V _{DDA} supply		4 MHz	3.0	37											
			2 MHz	3.0	37											
			1 MHz	3.0	37											
			500 kHz	3.0	37											
				3.0												

When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.



Table 30. Typical current consumption in Sleep mode, code running from Flash or RAM

Symbol	Parameter	r Conditions		Ту		
			Parameter Conditions f _H	f _{HCLK}	Peripherals enabled	Peripherals disabled
			72 MHz	27.5	5.6	
			64 MHz	24.5	5.0	
			48 MHz	18.5	3.82	
			32 MHz	12.5	2.62	
			24 MHz	9.4	2.02	
	Supply current in		16 MHz	6.3	1.42]
I _{DD}	Sleep mode from V _{DD} supply	Running from HSE crystal clock 8 MHz,	8 MHz	3.08	0.65	mA mA
	- DD cappy		4 MHz	1.93	0.55	
			2 MHz	1.24	0.48	
			1 MHz	0.90	0.44	
			500 kHz	0.73	0.42	
			125 kHz	0.59	0.41	
		code executing from	72 MHz	237.3		
		Flash or RAM	64 MHz	208.7		
			48 MHz	154.6		
			32 MHz	105.1	5.1	1
			24 MHz	81.3		μΑ
ı (1)	Supply current in		16 MHz	57.7		
I _{DDA} ⁽¹⁾	Sleep mode from V _{DDA} supply		8 MHz	0.87		
			4 MHz	0.87		
			2 MHz	0.87		
			1 MHz	0.0	87	
			500 kHz	0.0	87	
			125 kHz	0.0	87	

When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 48: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 32: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 31. Switching output I/O current consumption

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit
			2 MHz	0.10	
			4 MHz	0.17	
		V _{DD} = 1.8 V	8 MHz	0.10	
		$C_{\text{ext}} = 0 \text{ pF}$ $C = C_{\text{INT}} + C_{\text{EXT}} + C_{\text{S}}$	18 MHz		
			36 MHz	1.51	
			48 MHz	2.06	
			2 MHz	0.14	
			4 MHz	0.25	
		$V_{DD} = 1.8 \text{ V}$	8 MHz	z 0.57 z 1.16 z 2.45	
		$C_{\text{ext}} = 10 \text{ pF}$ $C = C_{\text{INT}} + C_{\text{EXT}} + C_{\text{S}}$	18 MHz	1.16	mA
			36 MHz	2.45	
			48 MHz	3.03	
	I/O current		2 MHz	0.19	
I _{SW}	consumption	V _{DD} = 1.8 V	4 MHz	(fsw) 0.10 1.00 1.00 1.00 1.00 1.00 1.00 1.00	
		C_{ext} = 22 pF	8 MHz		
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz		-
			36 MHz	3.25	
			2 MHz	0.23	
		V _{DD} = 1.8 V	4 MHz	0.45	
		$C_{ext} = 33 pF$	8 MHz	0.57 1.16 2.45 3.03 0.19 0.36 0.75 1.59 3.25 0.23 0.45 0.94 1.97	
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.97	
			36 MHz	2.06 0.14 0.25 0.57 1.16 2.45 3.03 0.19 0.36 0.75 1.59 3.25 0.23 0.45 0.94 1.97 3.62 0.28 0.55 1.15	
			2 MHz	0.28	
		V _{DD} = 1.8 V	4 MHz	0.55	
		C_{ext} = 47 pF C = C_{INT} + C_{EXT} + C_{S}	8 MHz	1.15	
		S SINI SEXT OS	18 MHz	2.42	

^{1.} CS = 5 pF (estimated value).

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- all I/O pins are in analog input configuration
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature at 25°C and V_{DD} = 1.8 V, V_{DDA} = 3.3 V.

Table 32. Peripheral current consumption

	Typical consumption ⁽¹⁾	
Peripheral	I _{DD}	Unit
BusMatrix (2)	11.3	
DMA1	6.7	
CRC	2.0	
GPIOA	8.5	
GPIOB	8.3	
GPIOC	8.6	
GPIOD	1.5	
GPIOF	1.0	
TSC	4.7	
ADC1	15.9	
APB2-Bridge (3)	2.7	
SYSCFG	3.2	
TIM1	27.6	
USART1	21.0	
TIM15	14.3	
TIM16	10.1	0 /0 /1
TIM17	10.4	μA/MHz
APB1-Bridge ⁽³⁾	5.8	
TIM2	40.7	
TIM6	7.4	
WWDG	4.6	
SPI2	35.2	
SPI3	34.2	
USART2	13.9	
USART3	13.1	
I2C1	9.4	
I2C2	9.4	
PWR	4.5	
DAC	8.3	
I2C3	10.5	

The power consumption of the analog part (I_{DDA}) of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

^{2.} BusMatrix is automatically active when at least one master is ON (CPU or DMA1).

^{3.} The APBx bridge is automatically active when at least one peripheral is ON on the same bus.

6.3.5 Wakeup time from low-power mode

The wakeup times given in *Table 33* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep mode: the wakeup event is WFE.
- WKUP1 (PA0) pin is used to wakeup from Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

Table 33. Low-power mode wakeup timings

Symbol	Parameter	Typ @ V _{DD} = 1.8 V, V _{DDA} = 3.3 V	Max	Unit
t _{WUSTOP}	Wakeup from Stop mode	3.9	4.5	μs
t _{WUSLEEP}	Wakeup from Sleep mode	6.0	-	CPU clock cycles
t _{WUPOR}	Wakeup from Power Off mode	72.8	103	μs

6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.13. However, the recommended clock input waveform is shown in Figure 12.

Table 34. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		1	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V_{SS}	ı	0.3V _{DD}	٧
$t_{w(\text{HSEH})}$ $t_{w(\text{HSEL})}$	OSC_IN high or low time ⁽¹⁾		15	i	-	ns
t _{r(HSE)}	OSC_IN rise or fall time ⁽¹⁾		-	-	20	115

^{1.} Guaranteed by design, not tested in production.

tw(HSEH) VHSEH 90% 10% V_{HSEL} ^tr(HSE) → tf(HSE) tw(HSEL) THSE MS19214V2

Figure 12. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 13*

Table 35. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency ⁽¹⁾		-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	>
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	ı	0.3V _{DD}	V
t _{w(LSEH)}	OSC32_IN high or low time ⁽¹⁾		450	-	-	ns
t _{r(LSE)}	OSC32_IN rise or fall time ⁽¹⁾		-	-	50	110

^{1.} Guaranteed by design, not tested in production.

Figure 13. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Min⁽²⁾ Max⁽²⁾ Conditions⁽¹⁾ Unit **Symbol Parameter** Typ Oscillator frequency MHz 4 8 32 fosc in 200 R_{F} Feedback resistor _ kΩ _ During startup⁽³⁾ 8.5 V_{DD} =3.3 V, Rm= 30 Ω , Λ4 CL=10 pF@8 MHz V_{DD} =3.3 V, Rm= 45 Ω , 0.5 CL=10 pF@8 MHz HSE current consumption mΑ I_{DD} V_{DD} =3.3 V, Rm= 30 Ω , 8.0 CL= 5 pF@32 MHz V_{DD} =3.3 V, Rm= 30 Ω , 1 CL=10 pF@32 MHz V_{DD} =3.3 V, Rm= 30 Ω , 1.5 CL=20 pF@32 MHz 10 mA/V Oscillator transconductance Startup g_{m} $t_{\rm SU(HSE)}^{(4)}$ 2 V_{DD} is stabilized Startup time ms

Table 36. HSE oscillator characteristics

^{1.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{2.} Guaranteed by design, not tested in production.

^{3.} This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time.

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 14*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 14. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.



Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 37	LSE oscilla	tor charac	teristics (f.	se = 32.768 k	Hz)
Table 31.	LOL USUIII	itoi ciiaiac	เษาเอเเบอ เม	CE - 34.7 00 P	41 I <i>41</i>

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
		LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9	
	LSE current consumption	LSEDRV[1:0]=01 medium low driving capability	-	-	1	μΑ
IDD	LSE current consumption	LSEDRV[1:0]=10 medium high driving capability	-		1.3	
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6	
	Oscillator transconductance	LSEDRV[1:0]=00 lower driving capability	5	-	-	
g .		LSEDRV[1:0]=01 medium low driving capability	8	-	-	۸ /\ /
9 _m		LSEDRV[1:0]=10 medium high driving capability	15	-	-	μA/V
		LSEDRV[1:0]=11 higher driving capability	25	-	-	
t _{SU(LSE)} (3)	Startup time	V _{DD} is stabilized	-	2	-	s

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

^{2.} Guaranteed by design, not tested in production.

^{3.} t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.




Figure 15. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



6.3.7 Internal clock source characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20*.


High-speed internal (HSI) RC oscillator

Table 38. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	8	-	MHz
TRIM	HSI user trimming step	-	-	-	1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
		T _A = -40 to 105°C	-2.8 ⁽³⁾	-	3.8 ⁽³⁾	
	Accuracy of the HSI oscillator	T _A = -10 to 85°C	-1.9 ⁽³⁾	-	2.3 ⁽³⁾	
ACC _{HSI}		T _A = 0 to 85°C	-1.9 ⁽³⁾	-	2 ⁽³⁾	%
		T _A = 0 to 70°C	-1.3 ⁽³⁾	-	2 ⁽³⁾	
		T _A = 0 to 55°C	-1 ⁽³⁾	-	2 ⁽³⁾	
		$T_A = 25^{\circ}C^{(4)}$	-1	-	1	
t _{su(HSI)}	HSI oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI)}	HSI oscillator power consumption	-	-	80	100 ⁽²⁾	μА

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.
- 4. Factory calibrated, parts not soldered.

Figure 16. HSI oscillator accuracy characterization results for soldered parts



Low-speed internal (LSI) RC oscillator

Table 39. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μΑ

^{1.} V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.

6.3.8 PLL characteristics

The parameters given in *Table 40* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20*.

Table 40. PLL characteristics

Symbol	Parameter		Unit		
Symbol	Farameter	Min Typ		Max	Onit
,	PLL input clock ⁽¹⁾	1 ⁽²⁾	-	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	72	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.



^{2.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by design, not tested in production.

6.3.9 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 105 $^{\circ}C$ unless otherwise specified.

Table 41. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	40	53.5	60	μs
t _{ERASE}	Page (2 KB) erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
t _{ME}	Mass erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
	I _{DD} Supply current	Write mode	-	-	10	mA
I _{DD}		Erase mode	-	-	12	mA

^{1.} Guaranteed by design, not tested in production.

Table 42. Flash memory endurance and data retention

Symbol Parameter		Conditions	Value	Unit
		Conditions	Min ⁽¹⁾	Oilit
N _{END}	Endurance	$T_A = -40 \text{ to } +85 ^{\circ}\text{C} \text{ (6 suffix versions)}$ $T_A = -40 \text{ to } +105 ^{\circ}\text{C} \text{ (7 suffix versions)}$	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	

^{1.} Data based on characterization results, not tested in production.

^{2.} Cycling performed over the whole temperature range.

6.3.10 **EMC** characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 43. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class $V_{DD} = 1.8 \text{ V}, \text{ LQFP64}, T_A = +25^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin to f_{HCLK} = 72 MHz 2B V_{FESD} induce a functional disturbance conforms to IEC 61000-4-2 $V_{DD} = 1.8 \text{ V}, \text{ LQFP64}, T_A = +25^{\circ}\text{C},$ Fast transient voltage burst limits to be f_{HCLK} = 72 MHz $\mathsf{V}_{\mathsf{EFTB}}$ applied through 100 pF on V_{DD} and V_{SS} 4A pins to induce a functional disturbance conforms to IEC 61000-4-4

Table 43. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

DocID026294 Rev 4 76/120



Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored	Max vs. [f _{HSE} /f _{HCLK}]	Unit
Oymbor Tarameter		Conditions	frequency band	8/72 MHz	Omi
	Peak level	/ _{DD} = 1.8 V, T _A = 25 °C,	0.1 to 30 MHz	5	
6		LQFP64 package	30 to 130 MHz	10	dΒμV
S _{EMI}	reak level	compliant with IEC 61967-2	130 MHz to 1GHz	25	
		01301-2	SAE EMI Level	4	-

Table 44. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 45. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Packages	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22-A114	All	2	2000	V
V	Electrostatic discharge voltage	T _A = +25 °C, conforming	WLCSP49	C3	250	V
V _{ESD(CDM)}	(charge device model)	to ANSI/ESD STM5.3.1	UFQFPN32	C4	500	V

^{1.} Data based on characterization results, not tested in production.



Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 46. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	2 level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \,\mu\text{A}/+0 \,\mu\text{A}$ range), or other functional failure (for example reset occurrence or oscillator frequency deviation).

The test results are given in Table 47

Table 47. I/O current injection susceptibility

Symbol		Functional s	usceptibility	
	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
	Injected current on PC0 pin (TTa pin)	-0	+5	
I _{INJ}	Injected current PC0, PC1, PC2, PC3, PA0, PA1, PA2, PA3, PA4, PA6, PA7, PC4, PB0, PB10, PB11, PB13 with induced leakage current on other pins from this group less than -100 μ A or more than +100 μ A	-5	+5	mA
	Injected current on any other TT, FT, FTf and NPOR pins	-5	NA	
	Injected current on all other TC, TTa and RESET pins	-5	+5	



Note:

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the conditions summarized in *Table 20*. All I/Os are CMOS and TTL compliant.

Table 48. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		TTa and TT I/O	-	-	0.3 V _{DD} + 0.07 ⁽¹⁾	
		FT and FTf I/O	-	-	0.475 V _{DD} -0.2 ⁽¹⁾	
V_{IL}	Low level input voltage	NPOR I/O input low-level voltage	-	-	0.475 V _{DDA} -0.2	V
		BOOT0 I/O	-	-	0.3 V _{DD} – 0.3 ⁽¹⁾	
		All I/Os except BOOT0	-	-	0.3 V _{DD} ⁽²⁾	
		TTa and TT I/O	0.445 V _{DD} +0.398 ⁽¹⁾	-	-	
		FT and FTf I/O	0.5 V _{DD} +0.2 ⁽¹⁾	-	-	
V _{IH}	High level input voltage	NPOR I/O input high-level voltage	0.5 V _{DDA} +0.2	-	-	V
		воото	0.2 V _{DD} +0.95 ⁽¹⁾	-	-	
		All I/Os except BOOT0	0.7 V _{DD} ⁽²⁾	-	-	
	Schmitt trigger hysteresis	TC and TTa I/O	-	200 (1)	-	
V_{hys}		FT, FTf I/O and NPOR pin	-	100 (1)	-	mV
	Trysteresis	ВООТ0	-	300 (1)	-	
		TC, FT and FTf I/O TTa I/O in digital mode $V_{SS} \le V_{IN} \le V_{DD}$	-	-	±0.1	
	Input leakage current ⁽³⁾	TTa I/O in digital mode $V_{DD} \le V_{IN} \le V_{DDA}$	-	-	1	
l _{lkg}	Current	TTa I/O in analog mode $V_{SS} \le V_{IN} \le V_{DDA}$	-	-	±0.2	μA
		FT and FTf I/O ⁽⁴⁾ V _{DD} ≤ V _{IN} ≤ 5 V	-	-	10	
		$\begin{array}{c} POR \\ V_{DDA} \leq V_{IN} \leq 5 \ V \end{array}$	-	-	10	
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	V _{IN} = V _{SS}	25	40	55	kΩ

	rable 40. We state characteristics (continued)					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

Table 48. I/O static characteristics (continued)

- 1. Data based on design simulation
- 2. Tested in production.
- 3. Leakage could be higher than the maximum value. if negative current is injected on adjacent pins. Refer to *Table 47: I/O current injection susceptibility*.
- 4. To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 17* and *Figure 18* for standard I/Os.






Figure 17. TC and TTa I/O input characteristics





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 18*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 18*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant.

Table 49. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +4 mA 1.65 V < V _{DD} < 1.95 V	-	0.4	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	I _{IO} = -4 mA 1.65 V < V _{DD} < 1.95 V	V _{DD} -0.4	-	V
V _{OLFM+} ⁽¹⁾⁽³⁾	Output low level voltage for an FTf I/O pin in FM+ mode	I _{IO} = +10 mA V _{DD} = 1.65 V to 1.95 V	-	0.4	

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 18* and the sum of I_{IO} (I/O ports and control pins) must not exceed ΣI_{IO(PIN)}.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 18* and the sum of I_{IO} (I/O ports and control pins) must not exceed ΣI_{IO(PIN)}.

^{3.} Guaranteed by design, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 19* and *Table 50*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

Table 50. I/O AC characteristics⁽¹⁾

Table 30. 1/0 A0 characteristics								
OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit		
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 1.95 \text{ V}$	ı	1	MHz		
x0	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	1	125 ⁽³⁾	ns		
	t _{r(IO)out}	Output low to high level rise time	-CL = 30 μr, ν _{DD} = 1.03 v to 1.93 v	-	125 ⁽³⁾	115		
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	-	4 ⁽³⁾	MHz		
01	t _{f(IO)out}	Output high to low level fall time	-C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V		62.5 ⁽³⁾	20		
	t _{r(IO)out}	Output low to high level rise time			25 ⁽³⁾	ns		
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	-	10 ⁽³⁾	MHz		
11	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	-	25 ⁽³⁾	ns		
	t _{r(IO)out}	Output low to high level rise time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	-	25 ⁽³⁾	115		
	f _{max(IO)out}	Maximum frequency ⁽²⁾		-	0.5 ⁽³⁾⁽⁴⁾	MHz		
FM+ configuration ⁽⁴⁾	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V		16 ⁽⁴⁾	ns		
3	t _{r(IO)out}	Output low to high level rise time		-	44 ⁽³⁾⁽⁴⁾	113		
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10		ns		

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0366 reference manual for a description of GPIO Port configuration register.

^{2.} The maximum frequency is defined in Figure 19.

^{3.} Guaranteed by design, not tested in production.

The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F318C8 STM32F318K8 reference manual RM0366 for a description of FM+ I/O mode configuration.




Figure 19. I/O AC characteristics definition

1. See Table 50: I/O AC characteristics.

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 48*).

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	-	-	-	0.3V _{DD} + 0.07 ⁽¹⁾	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	-	0.445V _{DD} + 0.398 ⁽¹⁾	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse	-	-	-	100 ⁽¹⁾	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse	-	700 ⁽¹⁾	ı	-	ns

Table 51. NRST pin characteristics

^{1.} Guaranteed by design, not tested in production.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 20. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the $V_{\text{IL(NRST)}}$ max level specified in *Table 51*. Otherwise the reset will not be taken into account by the device.

6.3.15 **NPOR** pin characteristics

The NPOR pin input driver uses the CMOS technology. It is connected to a permanent pullup resistor, Rpu (see *Table 52*) connected to V_{DDA} supply.

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under ambient temperature and V_{DDA} supply voltage conditions summarized in Table 20.

Symbol ⁽¹⁾	Parameter	Conditions	Min	Тур	Max	Unit
VIL(NPOR)	NPOR Input low level voltage	-	-	-	0.475 V _{DDA} - 0.2	V
VIH(NPOR)	NPOR Input low level voltage	-	0.5 V _{DDA} +0.2	-	-	V
Vhys(NPOR)	NPOR Schmitt trigger voltage hysteresis	-	-	100	-	mV
Rpu	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ

Table 52. NPOR pin characteristics

- 1. Guaranteed by design, not tested in production.
- The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

DocID026294 Rev 4 84/120



6.3.16 Timer characteristics

The parameters given in *Table 53* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 53. TIMx⁽¹⁾⁽²⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit	
		-	1	-	t _{TIMxCLK}	
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 72 MHz	13.9	-	ns	
,		f _{TIMxCLK} = 144 MHz, x = 1, 15,16, 17	6.95	-	ns	
f _{EXT}	Timer external clock	-	0	f _{TIMxCLK} /2	MHz	
EXI	frequency on CH1 to CH4	f _{TIMxCLK} = 72 MHz	0	36	MHz	
Res _{TIM}	Timer resolution	TIMx (except TIM2)	-	16	bit	
I KOSTIM	Timer resolution	TIM2	-	32	Dit	
		-	1	65536	t _{TIMxCLK}	
t _{COUNTER}	16-bit counter clock period	f _{TIMxCLK} = 72 MHz	0.0139	910	μs	
	·	f _{TIMxCLK} = 144 MHz, x= 1/15/16/17	0.0069	455	μs	
		-	1	65536 × 65536	t _{TIMxCLK}	
t _{MAX_COUNT}	Maximum possible count	f _{TIMxCLK} = 72 MHz	-	59.65	S	
NIAX_COUNT	with 32-bit counter	f _{TIMxCLK} = 144 MHz, x= 1/15/16/17	-	29.825	s	

^{1.} TIMx is used as a general term to refer to the TIM1, TIM2, TIM15, TIM16 and TIM17 timers.

Table 54. IWDG min/max timeout period at 40 kHz (LSI) (1)

Prescaler divider	PR[2:0] bits	Min timeout (ms) RL[11:0]= 0x000	Max timeout (ms) RL[11:0]= 0xFFF
/4	0	0.1	409.6
/8	1	0.2	819.2
/16	2	0.4	1638.4
/32	3	0.8	3276.8
/64	4	1.6	6553.6
/128	5	3.2	13107.2
/256	7	6.4	26214.4

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.



^{2.} Guaranteed by design, not tested in production.

Table 55. WWDG min-max timeout value @72 MHz (PCLK)⁽¹⁾

Prescaler WDGTB		Min timeout value	Max timeout value
1	0	0.05687	3.6409
2	1	0.1137	7.2817
4	2	0.2275	14.564
8	3	0.4551	29.127

^{1.} Guaranteed by design, not tested in production.

6.3.17 Communications interfaces

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 56. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 57* for SPI or in *Table 58* for I^2S are derived from tests performed under ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in *Table 20*.

Refer to Section 6.3.13: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 57. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode	-	-	18	
f _{SCK}	SPI clock frequency	Slave mode	-	-	18	MHz
1/t _{c(SCK)}		Slave mode transmitter/full duplex	-	-	13 ⁽²⁾	
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpcl k	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpcl k	-	-	
t _{w(SCKH)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk-	Tpclk	Tpclk+	
t _{su(MI)}	Data input setup time	Master mode	0	-	-	
t _{su(SI)}	Data input setup time	Slave mode	1	-	-	
t _{h(MI)}	Data input hold time	Master mode	6.5	-	-	
t _{h(SI)}	Data input noid time	Slave mode	2.5	-	ı	ns
t _{a(SO)}	Data output access time	Slave mode	8	-	40	
t _{dis(SO)}	Data output disable time	Slave mode	8	-	14	
t _{v(SO)}	Data output valid time	Slave mode	-	23	38	
t _{v(MO)}	Data output valid tillle	Master mode	-	1.5	4	
t _{h(SO)}	Data output hold time	Slave mode	9.5	-	-	
t _{h(MO)}	Data output noid time	Master mode	0	-	-	

^{1.} Data based on characterization results, not tested in production.

 ^{2.} Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has
to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the
SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%.





Figure 21. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.




Figure 23. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

Table 58. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
f _{CK}	I2S clock frequency	Master data: 32 bits	-	64xFs	MHz
		Slave data: 32 bits	-	64xFs	IVIHZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%

Table 58. I2S characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{v(WS)}	WS valid time	Master mode	-	20	
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	0	-	
t _{h(WS)}	WS hold time	Slave mode	4	-	
t _{su(SD_MR)}	Data input actus time	Master receiver	1	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	1	-	
t _{h(SD_MR)}	Data innut hald time	Master receiver	8	-	ns
t _{h(SD_SR)}	Data input hold time	Slave receiver	2.5	-	
t _{v(SD_ST)}		Slave transmitter (after enable edge)	-	50	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	22	
t _{h(SD_ST)}		Slave transmitter (after enable edge)	8	-	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	1	-	

^{1.} Data based on characterization results, not tested in production.

Note:

Refer to RM0366 Reference Manual I2S Section for more details about the sampling frequency (Fs), fMCK, fCK, DCK values reflect only the digital peripheral behavior, source clock precision might slightly change the values DCK depends mainly on ODD bit value. Digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max (I2SDIV+ODD)/(2*I2SDIV+ODD) and Fs max supported for each mode/condition.

^{2. 256}xFs maximum is 36 MHz (APB1 Maximum frequency)




Figure 24. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first




Figure 25. I²S master timing diagram (Philips protocol)⁽¹⁾

- Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first

6.3.18 ADC characteristics

Unless otherwise specified, the parameters given in *Table 59* to *Table 61* are guaranteed by design, with conditions summarized in *Table 20*.

Table 59. ADC characteristics

V _{DDA} Analog supply voltage for ADC - 1.8 - 3.6 Single-ended mode, 5 MSPS - 1011.3 1172. Single-ended mode, 1 MSPS - 214.7 322. Single-ended mode, 1 MSPS - 54.7 81.1 Differential mode, 5 MSPS - 1061.5 1243.	
Single-ended mode, 1 MSPS - 214.7 322.5 IDDA	
I _{DDA} ADC current consumption (see <i>Figure 26</i>) Single-ended mode, 200 KSPS Differential mode, 1061 5 1243	3
ADC current consumption (see Figure 26) ADC current consumption Differential mode,	
Differential mode, 1061 5 1243	
	μA 6
Differential mode, 1 MSPS - 246.6 337.0	3
Differential mode, 200 KSPS - 56.4 83.0	
f _{ADC} ADC clock frequency - 0.14 - 72	MHz
Resolution = 12 bits, Fast Channel 0.01 - 5.14	
Resolution = 10 bits, Fast Channel 0.012 - 6 Sampling rate	MSPS
f _S ⁽¹⁾ Sampling rate Resolution = 8 bits, Fast Channel 7.2	IVISPS
Resolution = 6 bits, Fast Channel 0.0175 - 9	
$f_{ADC} = 72 \text{ MHz}$ $f_{TRIG}^{(1)}$ External trigger frequency Resolution = 12 bits - 5.14	MHz
Resolution = 12 bits 14	1/f _{ADC}
V _{AIN} Conversion voltage range - 0 - V _{DD}	, V
R _{AIN} ⁽¹⁾ External input impedance 100	kΩ
C _{ADC} ⁽¹⁾ Internal sample and hold capacitor - 5 -	pF
t_{CAI} (1) Calibration time $f_{ADC} = 72 \text{ MHz}$ 1.56	μs
t _{CAL} ⁽¹⁾ Calibration time - 112	1/f _{ADC}
Trigger conversion latency CKMODE = 00 1.5 2 2.5	1/f _{ADC}
Regular and injected CKMODE = 01 - 2	1/f _{ADC}
CHAINES WITHOUT CONVERSION CKMODE = 10 - 2.25	1/f _{ADC}
abort	5 1/f _{ADC}

Symbol Parameter Conditions Тур Max Unit CKMODE = 00 2.5 3 3.5 1/f_{ADC} Trigger conversion latency CKMODE = 01 3 1/f_{ADC} $t_{\text{latrinj}}^{(1)}$ Injected channels aborting a 3.25 CKMODE = 10 1/f_{ADC} regular conversion 1/f_{ADC} CKMODE = 11 3.125 $f_{ADC} = 72 \text{ MHz}$ 0.021 8.35 μs $t_{S}^{(1)}$ Sampling time 1.5 601.5 1/f_{ADC} ADC Voltage Regulator TADCVREG _STUP⁽¹⁾ 10 μs Start-up time $f_{ADC} = 72 \text{ MHz}$ 0.19 8.52 μs Resolution = 12 bits Total conversion time $t_{\text{CONV}}^{(1)}$ (including sampling time) 14 to 614 (t_S for sampling + 12.5 for $1/f_{ADC}$ Resolution = 12 bits successive approximation)

Table 59. ADC characteristics (continued)

Figure 26 illustrates the ADC current consumption as per the clock frequency in single-ended and differential modes.




Figure 26. ADC typical current consumption in single-ended and differential modes

^{1.} Data guaranteed by design.

Table 60. Maximum ADC R_{AIN} ⁽¹⁾

	Sampling	Sampling		R_{AIN} max (k Ω)	
Resolution	cycle @ 72 MHz	time [ns] @ 72 MHz	Fast channels ⁽²⁾	Slow channels	Other channels ⁽³⁾
	1.5	20.83	0.018	NA	NA
	2.5	34.72	0.150	NA	0.022
	4.5	62.50	0.470	0.220	0.180
12 bits	7.5	104.17	0.820	0.560	0.470
12 DITS	19.5	270.83	2.70	1.80	1.50
	61.5	854.17	8.20	6.80	4.70
	181.5	2520.83	22.0	18.0	15.0
	601.5	8354.17	82.0	68.0	47.0
	1.5	20.83	0.082	NA	NA
	2.5	34.72	0.270	0.082	0.100
	4.5	62.50	0.560	0.390	0.330
	7.5	104.17	1.20	0.82	0.68
10 bits	19.5	270.83	3.30	2.70	2.20
	61.5	854.17	10.0	8.2	6.8
	181.5	2520.83	33.0	27.0	22.0
	601.5	8354.17	100.0	82.0	68.0
	1.5	20.83	0.150	NA	0.039
	2.5	34.72	0.390	0.180	0.180
	4.5	62.50	0.820	0.560	0.470
	7.5	104.17	1.50	1.20	1.00
8 bits	19.5	270.83	3.90	3.30	2.70
	61.5	854.17	12.00	12.00	8.20
	181.5	2520.83	39.00	33.00	27.00
	601.5	8354.17	100.00	100.00	82.00
	1.5	20.83	0.270	0.100	0.150
	2.5	34.72	0.560	0.390	0.330
	4.5	62.50	1.200	0.820	0.820
	7.5	104.17	2.20	1.80	1.50
6 bits	19.5	270.83	5.60	4.70	3.90
	61.5	854.17	18.0	15.0	12.0
	181.5	2520.83	56.0	47.0	39.0
	601.5	8354.17	100.00	100.0	100.0

^{1.} Data based on characterization results, not tested in production.

^{2.} All fast channels, expect channel on PA6.



3. Channel available on PA6.

Table 61. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾

Symbol	Parameter	(Conditions		Min (3)	Тур	Max (3)	Unit
			Cinalo andod	Fast channel 5.1 Ms	-	±4	±4.5	
	Total		Single ended	Slow channel 4.8 Ms	-	±5.5	±6	
ET	unadjusted error		Differential	Fast channel 5.1 Ms	-	±3.5	±4	
			Differential	Slow channel 4.8 Ms	-	±3.5	±4	
			Single ended	Fast channel 5.1 Ms	-	±2	±2	
EO	Offset error		Sirigle ended	Slow channel 4.8 Ms	-	±1.5	±2	
_ EO	Oliset error		Differential	Fast channel 5.1 Ms	-	±1.5	±2	
				Slow channel 4.8 Ms	-	±1.5	±2	
			Single ended	Fast channel 5.1 Ms	-	±3	±4	
FC	Coin orror		Single ended	Slow channel 4.8 Ms	-	±5	±5.5	LOD
EG	Gain error		Differential	Fast channel 5.1 Ms	-	±3	±3	LSB
		Differential	Slow channel 4.8 Ms	-	±3	±3.5		
		ADC clock freq. ≤ 72 MHz	Cinale anded	Fast channel 5.1 Ms	-	±1	±1	
ED	Differential	<u>-</u>	Sampling freq. ≤ 5 Msps	Slow channel 4.8 Ms	-	±1	±1	
ED	linearity error	$v_{DDA} = 3.3 \text{ V}$	Differential -	Fast channel 5.1 Ms	-	±1	±1	
		25°C	Dillerential	Slow channel 4.8 Ms	-	±1	±1	
			Cinale anded	Fast channel 5.1 Ms	-	±1.5	±2	
	Integral		Single ended	Slow channel 4.8 Ms	-	±2	±3	
EL	linearity error		Differential	Fast channel 5.1 Ms	-	±1.5	±1.5	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	±2	
			Cinale anded	Fast channel 5.1 Ms	10.8	10.8	-	
ENOB	Effective		Single ended	Slow channel 4.8 Ms	10.8	10.8	1	h:4
(4)	number of bits		D:#ti-l	Fast channel 5.1 Ms	11.2	11.3	-	bit
			Differential	Slow channel 4.8 Ms	11.2	11.3	-	
	0:		Olamba and d	Fast channel 5.1 Ms	66	67	-	
SINAD	Signal-to- noise and		Single ended	Slow channel 4.8 Ms	66	67	-	-10
(4)	distortion		D:##: -1	Fast channel 5.1 Ms	69	70	-	dB
	ratio		Differential	Slow channel 4.8 Ms	69	70	-	




Table 61. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	C	Conditions					Unit
	Single ended –	Fast channel 5.1 Ms	66	67	-			
SNR ⁽⁴⁾	Signal-to-		Single ended -	Slow channel 4.8 Ms	66	67	-	
SINIX	noise ratio	ADC clock freq. ≤ 72 MHz Sampling freq ≤ 5 Msps Differential	Fast channel 5.1 Ms	69	70	-		
			Dilicicitiai	Slow channel 4.8 Ms	69	70	-	dB
		V _{DDA} = 3.3 V	Cingle anded	Fast channel 5.1 Ms	-	-80	-80	uБ
THD ⁽⁴⁾	Total	25°C	Single ended	Slow channel 4.8 Ms	-	-78	-77	
וחט׳׳	distortion	Differential	Fast channel 5.1 Ms	-	-83	-82		
			Differential	Slow channel 4.8 Ms	-	-81	-80	

^{1.} ADC DC accuracy values are measured after internal calibration.

- 3. Data based on characterization results, not tested in production.
- 4. Value measured with a -0.5dB Full Scale 50kHz sine wave input signal.

^{2.} ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.13 does not affect the ADC accuracy.

Table 62. ADC accuracy (1)(2)(3)

Symbol	Parameter	(Conditions		Min ⁽⁴⁾	Max (4)	Unit	
			Cinalo andod	Fast channel 5.1 Ms	-	±6.5		
ЕТ	Total		Single ended	Slow channel 4.8 Ms	-	±6.5		
ET	unadjusted error		Differential	Fast channel 5.1 Ms	-	±4		
			Differential	Slow channel 4.8 Ms	-	±4.5		
			Cinale anded	Fast channel 5.1 Ms	-	±3		
EO	Offeet error		Single ended	Slow channel 4.8 Ms	-	±3		
EO	Offset error		Differential	Fast channel 5.1 Ms	-	±2.5		
			Differential	Slow channel 4.8 Ms	-	±2.5		
			Cinale anded	Fast channel 5.1 Ms	-	±6		
F-0	0-1		Single ended	Slow channel 4.8 Ms	-	±6	LOD	
EG	Gain error		Differential	Fast channel 5.1 Ms	-	±3.5	LSB	
		Dille	Differential	Slow channel 4.8 Ms	-	±4		
			Oire alle e and a d	Fast channel 5.1 Ms	-	±1.5		
ED	Differential	ADC clock freq. ≤ 72 MHz, Sampling freq. ≤ 5 Msps	Single ended	Slow channel 4.8 Ms	-	±1.5		
ED	linearity error	$1.8 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	Differential	Fast channel 5.1 Ms	-	±1.5		
		55,1	Differential	Slow channel 4.8 Ms	-	±1.5	Ē	
			Cingle anded	Fast channel 5.1 Ms	-	±3		
	Integral		Single ended	Slow channel 4.8 Ms	-	±3.5		
EL	linearity error		Differential	Fast channel 5.1 Ms	-	±2		
			Differential	Slow channel 4.8 Ms	-	±2.5		
			Cingle anded	Fast channel 5.1 Ms	10.4	-		
ENOB	Effective		Single ended	Slow channel 4.8 Ms	10.4	-	h:4a	
(5)	number of bits		Differential	Fast channel 5.1 Ms	10.8	-	- bits	
			Differential	Slow channel 4.8 Ms	10.8	-		
	0:		Cinale anded	Fast channel 5.1 Ms	64	-		
SINAD	Signal-to- noise and		Single ended	Slow channel 4.8 Ms	63	-		
(5)	distortion		Difforantial	Fast channel 5.1 Ms	67	-	- dB	
ratio			Differential	Slow channel 4.8 Ms	67	-		



		Table 02. ADO a	ccuracy	(continuca)			
Symbol	Parameter	C	Conditions			Max (4)	Unit
SNR ⁽⁵⁾ Signal-to-noise ratio			Single anded	Fast channel 5.1 Ms	64	-	
		Single ended Slow channel 4.8 M		64	-		
	noise ratio	ADC clock freq. ≤ 72 MHz,	Differential	Fast channel 5.1 Ms	67	-	
				Slow channel 4.8 Ms	67	-	dB
		harmonic	Single ended	Fast channel 5.1 Ms	-	-75	иБ
				Slow channel 4.8 Ms	-	-75	
	distortion		Differential	Fast channel 5.1 Ms	-	-79	
			Differential	Slow channel 4.8 Ms	-	-78	

Table 62. ADC accuracy (1)(2)(3) (continued)

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

 Any positive injection current within the limits specified for I_{INJ(PIN)} and $\Sigma I_{INJ(PIN)}$ in Section 6.3.13 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.
- 5. Value measured with a -0.5dB Full Scale 50kHz sine wave input signal.

Table 63. ADC accuracy⁽¹⁾⁽²⁾

Symbol	Parameter	Test conditions		Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error	tal unadjusted error		±2.5	±5	
	Total urlaujusteu error		Slow channel	±3.5	±5	
EO	Offset error		Fast channel	±1	±2.5	
EO Oliset enoi	Oliset elloi	ADC Freq ≤ 72 MHz Sampling Freq ≤ 1MSPS	Slow channel	±1.5	±2.5	
EG	Onin come		Fast channel	±2	±3	LSB
LG	Gailleiloi	$2.4 \text{ V} \le \text{V}_{DDA} = \text{V}_{REF+} \le 3.6 \text{ V}$	Slow channel	±3	±4	LOB
ED	Differential linearity error	Single-ended mode	Fast channel	±0.7	±2	
	Differential linearity error		Slow channel	±0.7	±2	
EL	Integral linearity error		Fast channel	±1	±3	
EL	Integral linearity error		Slow channel	±1.2	±3	

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for IINJ(PIN) and ∑IINJ(PIN) in Section 6.3.13: I/O port characteristics does not affect the ADC accuracy.
- 3. Data based on characterization results, not tested in production.







Figure 27. ADC accuracy characteristics

Figure 28. Typical connection diagram using the ADC



- Refer to Table 59 for the values of RAIN-
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 9. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DocID026294 Rev 4 100/120

6.3.19 DAC electrical specifications

Table 64. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage	DAC output buffer ON	2.4	-	3.6	V	
R _{LOAD} ⁽¹⁾	Resistive load	DAC output buffer ON	5	-	-	kΩ	
R _O ⁽¹⁾	Output impedance	DAC output buffer ON	-	-	15	kΩ	
C _{LOAD} ⁽¹⁾	Capacitive load	DAC output buffer ON	-	-	50	pF	
V _{DAC_OUT} ⁽¹⁾	Voltage on DAC_OUT output	Corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{\rm DDA}$ = 3.6 V and (0x155) and (0xEAB) at $V_{\rm DDA}$ = 2.4 V DAC output buffer ON.	0.2	1	V _{DDA} – 0.2	V	
		DAC output buffer OFF	-	0.5	V _{DDA} - 1LSB	mV	
I _{DDA} ⁽³⁾	DAC DC current consumption in quiescent	With no load, middle code (0x800) on the input.	-	-	380	μA	
IDDA',	mode ⁽²⁾	With no load, worst code (0xF1C) on the input.	-	-	480	μA	
(2)	Differential non linearity	Given for a 10-bit input code	-	-	±0.5	LSB	
DNL ⁽³⁾	Difference between two consecutive code-1LSB)	Given for a 12-bit input code	-	-	±2	LSB	
	Integral non linearity	Given for a 10-bit input code	-	ı	±1	LSB	
INL ⁽³⁾	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095)	measured value at Code i and the value at Code i on a line drawn between Code 0	Given for a 12-bit input code	-	-	±4	LSB
		-	-	-	±10	mV	
Offset ⁽³⁾	Offset error (difference between measured value at Code (0x800) and the ideal	Given for a 10-bit input code at V _{DDA} = 3.6 V	-	-	±3	LSB	
	value = V _{DDA} /2)	Given for a 12-bit input code at V _{DDA} = 3.6 V	-	ı	±12	LSB	
Gain error ⁽³⁾	Gain error	Given for a 12-bit input code	-	-	±0.5	%	
t _{SETTLING} (3)	Settling time (full scale: for a 12-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$	-	3	4	μs	
Update rate ⁽³⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	$C_{LOAD} \le 50 \text{ pF,}$ $R_{LOAD} \ge 5 \text{ k}\Omega$	-	-	1	MS/s	



Table on Bite characteristics (continued)								
	Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	t _{WAKEUP} ⁽³⁾	DAC Control register)	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$	-	6.5	10	μs	
	i Orac	Power supply rejection ratio (to V _{DDA}) (static DC measurement	$C_{LOAD} = 50 \text{ pF},$ No $R_{LOAD} \ge 5 \text{ k}\Omega,$	-	- 67	-40	dB	

Table 64. DAC characteristics (continued)

- Guaranteed by design, not tested in production.
- Quiescent mode refers to the state of the DAC a keeping steady value on the output, so no dynamic consumption is involved.
- Data based on characterization results, not tested in production.




Figure 29. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.20 **Comparator characteristics**

Table 65. Comparator characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V	Analog supply voltage	V _{REFINT} scaler not in use	1.8	-	3.6	V
V_{DDA}	Analog supply voltage	V _{REFINT} scaler in use	2	-	3.6	V
V _{IN}	Comparator input voltage range	-	0	-	V_{DDA}	V
V _{BG}	Scaler input voltage	-	-	V _{REFINIT}	-	
V _{SC}	Scaler offset voltage	-	-	±5	±10	mV
t _{S_SC}	V _{REFINT} scaler startup time from power down	V _{REFINT} scaler activation after device power on	-	-	1 ⁽²⁾	s
	nom power down	Next activations	-	-	0.2	ms
+.	Comparator startup time	$V_{DDA} \ge 2.7 \text{ V}$	-	-	4	116
t _{START}	Comparator startup time	V _{DDA} < 2.7 V	-	-	10	μs

Symbol Conditions Min. Unit **Parameter** Тур. Max. Propagation delay for $V_{DDA} \ge 2.7 \text{ V}$ 25 28 200 mV step with 100 mV overdrive $V_{DDA} < 2.7 \ V$ 28 30 t_D ns Propagation delay for full $V_{DDA} \geq 2.7 \ V$ 32 35 range step with 100 mV overdrive $V_{DDA} < 2.7 \ V$ 35 40 $V_{DDA} \geq 2.7 \ V$ ±5 ±10 Comparator offset error mV V_{OFFSET} ±25 $V_{DDA} < 2.7 V$ Total offset variation Full temperature range 3 mV TV_{OFFSET} COMP current 400 600 $I_{\text{DD(COMP)}}$ μΑ

Table 65. Comparator characteristics⁽¹⁾ (continued)

consumption

^{2.} For more details and conditions, see Figure 30: Maximum VREFINT scaler startup time from power down.



^{1.} Guaranteed by design, not tested in production.

6.3.21 Operational amplifier characteristics

Table 66. Operational amplifier characteristics⁽¹⁾

Symbol	Param	eter	Condition	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltag	е	-	2.4	-	3.6	V
CMIR	Common mode input	t range	-	0	-	V_{DDA}	V
		Maximum	25°C, No Load on output.	-	-	4	
\/I	Input offset voltage	calibration range	All voltage/Temp.	-	-	6	m)/
VI _{OFFSET}	Input offset voltage	After offset	25°C, No Load on output.	1	-	1.6	mV
		calibration	All voltage/Temp.	1	-	3	
ΔVI _{OFFSET}	Input offset voltage d	lrift	-	-	5	-	μV/°C
I _{LOAD}	Drive current		-	-	-	500	μA
IDDOPAMP	Consumption		No load, quiescent mode	1	690	1450	μΑ
CMRR	Common mode rejec	ction ratio	-	-	90	-	dB
PSRR	Power supply rejection	on ratio	DC	73	117	-	dB
GBW	Bandwidth		-	-	8.2	-	MHz
SR	Slew rate		-	-	4.7	-	V/µs
R _{LOAD}	Resistive load		-	4	-	-	kΩ
C _{LOAD}	Capacitive load		-		-	50	pF
VOH _{SAT}	High saturation volta	ae.	R _{load} = min, Input at V _{DDA} .	ı	1	100	
VOLISAT	Tilgii Saturation volta	y c	R _{load} = 20K, Input at V _{DDA} .	-	-	20	mV
VOL	Low saturation voltage	10	Rload = min, input at 0V	1	-	100	1110
VOL _{SAT}	LOW Saturation Voltaç	je	Rload = 20K, input at 0V.	-	-	20	
φ m	Phase margin		-	-	62	-	٥
t _{OFFTRIM}	Offset trim time: during minimum time neede steps to have 1 mV a	ed between two	-	-	-	2	ms
t _{WAKEUP}	Wake up time from C	DFF state.	$\begin{split} &C_{LOAD} \leq 50 \text{ pf,} \\ &R_{LOAD} \geq 4 \text{ k}\Omega, \\ &\text{Follower} \\ &\text{configuration} \end{split}$	-	2.8	5	μs
t _{S_OPAM_} VOUT	ADC sampling time v	vhen reading the C	PAMP output	400	-	-	ns

Table 66. Operational amplifier characteristics⁽¹⁾ (continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
			-	2	-	
DCA main	Nan investiga gain value		-	4	-	
PGA gain	Non inverting gain value	-	-	8	-	-
			-	16	-	
		Gain=2	-	5.4/5.4	-	
Б	R2/R1 internal resistance values in	Gain=4	-	16.2/5.4	-	ŀO
R _{network}	PGA mode ⁽²⁾	Gain=8	-	37.8/5.4	-	kΩ
		Gain=16	-	40.5/2.7	-	
PGA gain error	PGA gain error	-	-1%	-	1%	%
I _{bias}	OPAMP input bias current	-	-	-	±0.2 ⁽³⁾	μA
	PGA bandwidth for different non inverting gain	PGA Gain = 2, Cload = 50pF, Rload = 4 $K\Omega$	-	4	-	
DOA DW		PGA Gain = 4, Cload = 50pF, Rload = 4 $K\Omega$	-	2	-	
PGA BW		PGA Gain = 8, Cload = 50pF, Rload = 4 $K\Omega$	-	1	-	MHz
		PGA Gain = 16, Cload = 50pF, Rload = 4 $K\Omega$	-	0.5	-	
		@ 1KHz, Output loaded with 4 KΩ	-	109	-	
en	Voltage noise density	@ 10KHz, Output loaded with 4 KΩ	-	43	-	$\frac{nV}{\sqrt{Hz}}$

^{1.} Guaranteed by design, not tested in production.

R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

^{3.} Mostly TTa I/O leakage, when used in analog mode.




Figure 31. OPAMP Voltage Noise versus Frequency

6.3.22 Temperature sensor characteristics

Table 67. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅	Voltage at 25 °C	1.34	1.43	1.52	V
t _{START} (1)	Startup time	4	-	10	μs
T _{S_temp} ⁽¹⁾⁽²⁾	ADC sampling time when reading the temperature	2.2	-	-	μs

^{1.} Guaranteed by design, not tested in production.

Table 68. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C V _{DDA} = 3.3 V	0x1FFF F7C2 - 0x1FFF F7C3

6.3.23 V_{BAT} monitoring characteristics

Table 69. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	50	-	KΩ
Q	Ratio on V _{BAT} measurement	-	2	-	
Er ⁽¹⁾	Error on Q	-1	-	+1	%
T _{S_vbat} ⁽¹⁾⁽²⁾	ADC sampling time when reading the V _{BAT} 1mV accuracy	2.2	-	-	μs

^{1.} Guaranteed by design, not tested in production.

^{2.} Shortest sampling time can be determined in the application by multiple iterations.

^{2.} Shortest sampling time can be determined in the application by multiple iterations.

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.




Figure 32. WLCSP49 wafer level chip size package

- 1. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
- 2. Bump position designation per JESD 95-1, SPP-010.

Table 70. WLCSP49 wafer level chip size package mechanical data⁽¹⁾

	millimeters			inches		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	3.382	3.417	3.452	0.1331	0.1345	0.1359
Е	3.116	3.151	3.186	0.1227	0.1241	0.1254
е	-	0.400	-	-	0.0157	-
e1	-	2.400	-	-	0.0945	-
e2	-	2.400	-	-	0.0945	-
F	-	0.508	-	-	0.200	-
G	-	0.375	-	-	0.148	-
aaa	-	0.100	-	-	1.9291	-
bbb	-	0.100	-	-	0.0039	-
CCC	-	0.100	-	-	0.0039	-
ddd	-	0.050	-	-	0.0020	-
eee	-	0.050	-	-	0.0020	-
N	Number of pins					
	49					

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

57/


^{2.} Back side coating

^{3.} Dimension is measured at the maximum bump diameter parallel to primary datum ${\sf Z}$.

Device marking

The following figure shows the marking for the WLCSP49 package.

Figure 33. WLCSP49 marking example (package top view)



 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.




Figure 34. 32-lead, ultra thin, fine pitch quad flat no-lead package (5 x 5)

- 1. Drawing is not to scale.
- There is an exposed die pad on the underside of the UFQFPN package. This pad is not internally connected to the VSS or VDD power pads. It is recommended to connect it to VSS.
- 3. All leads/pads should also be soldered to the PCB to improve the lead solder joint life.

Table 71. 32-lead, ultra thin, fine pitch quad flat no-lead package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Тур	Min	Max	Тур	Min	Max
Α	0.550	0.500	0.600	0.0217	0.0197	0.0236
A1	0.020	0.000	0.050	0.0008	0.0000	0.0020
A3	0.200	-	-	0.0079	-	-
b	0.250	0.180	0.300	0.0098	0.0071	0.0118
D	5.000	4.850	5.150	0.1969	0.1909	0.2028
D2	3.450	3.200	3.700	0.1358	0.1260	0.1457
E	5.000	4.850	5.150	0.1969	0.1909	0.2028
E2	3.450	3.200	3.700	0.1358	0.1260	0.1457
е	0.500	-	-	0.0197	-	-
L	0.400	0.300	0.500	0.0157	0.0118	0.0197
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

112/120 DocID026294 Rev 4




Figure 35. UFQFPN32 recommended footprint

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Device marking

The following figure shows the marking for the UFQFPN32 package.

Product identification (1)

A F318K8

Date code

Y WW

Revision code

Figure 36. UFQFPN32 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

5//

7.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 20: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

 $P_{I\!/O}$ max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit		
Θ_{JA}	Thermal resistance junction-ambient WCSP49 - 3.4 x 3.4 mm	49	°C/W		
	Thermal resistance junction-ambient UFQPFN32 - 5 x 5 mm	37] O/VV		

Table 72. Package thermal characteristics

7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Part numbering*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F318C8 STM32F318K8 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 3 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 2 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 P_{INTmax} = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 3 \times 8 \text{ mA} \times 0.4 \text{ V} + 2 \times 20 \text{ mA} \times 1.3 \text{ V} = 61.6 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 61.6 mW:

 $P_{Dmax} = 175 + 61.6 = 236.6 \text{ mW}$

Thus: $P_{Dmax} = 236.6 \text{ mW}$

Using the values obtained in *Table 72* T_{Jmax} is calculated as follows:

For WLCSP49, 49°C/W

 T_{Jmax} = 82 °C + (49°C/W x 236.6 mW) = 82°C + 11.6°C = 93.6°C

This is within the range of the suffix 6 version parts ($-40 < T_{.l} < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 8: Part numbering).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 115 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 9 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 9 \times 8 \text{ mA} \times 0.4 \text{ V} = 28.8 \text{ mW}$

This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 28.8 \text{ mW}$:

 $P_{Dmax} = 70 + 28.8 = 98.8 \text{ mW}$

Thus: P_{Dmax} = 98.8 mW

Using the values obtained in $Table 72 T_{Jmax}$ is calculated as follows:

For WLCSP49, 49°C/W

 T_{Jmax} = 115 °C + (49 °C/W x 98.8 mW) = 115 °C + 4.8 °C = 119.8 °C

This is within the range of the suffix 7 version parts ($-40 < T_J < 125$ °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see Section 8: Part numbering).

8 Part numbering

Table 73. Ordering information scheme STM32 318 Example: 8 Т XXX 6 **Device family** STM32 = ARM[®]-based 32-bit microcontroller **Product type** F = general-purpose **Device subfamily** 318 = STM32F318xx, 1.65 to 1.94 V operating voltage Pin count K = 32 pins C = 49 pins Flash memory size 8 = 64 Kbytes of Flash memory **Package** Y= WLCSP U= UFQFPN Temperature range 6 = Industrial temperature range, -40 to 85 °C 7 = Industrial temperature range, -40 to 105 °C **Options** xxx = programmed parts

TR = tape and reel

118/120 DocID026294 Rev 4

9 Revision history

Table 74. Document revision history

Date	Revision	Changes
27-May-2014	1	Initial release.
10-Jun-2014	2	Added the number of comparators in the document title. Updated the position of VSSA/VREF- pin in WLCSP49 package in <i>Table 12: STM32F318x8 pin definitions</i> . Added the maximum value for wake up time from stop mode in <i>Table 33: Low-power mode wakeup timings</i> .
02-Dec-2014	3	 Applied the following changes: updated the comparator analog supply range in Features, added "Interconnect matrix" in Features, added some information related to timers in Table 1: STM32F318x8 device features and peripheral counts updated Section 3.5.1: Power supply schemes and added Table 2: External analog supply values for analog peripherals, added the last footnote to Table 12: STM32F318x8 pin definitions, updated Table 38: HSI oscillator characteristics and Figure 16: HSI oscillator accuracy characterization results for soldered parts, updated V_{DDA} min value in Table 65: Comparator characteristics, updated Table 27: Typical and maximum VDDA consumption in Stop mode, updated Table 33: Low-power mode wakeup timings, updated UFQFPN32 and WLCSP49 marking in Chapter 7: Package characteristics.
09-Feb-2015	4	Updated: - the order of columns in Table 25: Typical and maximum current consumption from the VDDA supply, - Table 36: HSE oscillator characteristics, - Table 41: Flash memory characteristics, - Table 52: NPOR pin characteristics, - Table 65: Comparator characteristics. Added: - Figure 30: Maximum VREFINT scaler startup time from power down.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

120/120 DocID026294 Rev 4