

- L1. wait\_target  
 L2 Bit loop ⑤ ⑩  
 L3 Out X, 1 Side 0 [T<sub>3</sub>-1] ① ⑥ ⑪  
 L4 SMP 1x do-zero side 1 [T<sub>1</sub>-1] ② ⑦ ⑫  
 L5 do-one, ③ ④  
 L6 SMP bit loop side 1 [T<sub>2</sub>-1] ④ ⑨  
 L7 do-zero ⑬  
 L8 nop side 0 [T<sub>2</sub>-1] ⑭  
 L9 wait ⑮

Bit = 1									
Clock	1	4	6	7	12	13	16	18	19
Clock instn	L3	L4	L5	L6	L2	L3	L4	L5	L6
FIFO data	Y	Y	Y	Y	Y	Y	Y	Y	Y
SM stalled	N	N	Y	N	Y	N	Y	Y	N
delay cycles before next sid	2	1	0	4	0	2	1	0	4
OSR value	1	1	1	1	0	0	0	0	0
SM X value	1	1	1	1	1	1	1	1	1
Lead State	0	1	1	1	1	1	1	1	1

Colof: 11001100100011110000

Fol first 3 bits 110

T<sub>1</sub>=2 T<sub>2</sub>=5 T<sub>3</sub>=3