Esha Adhawade Lab 1: Introduction to Cadence Schematic Capture and Simulation ECEN 454 - 503 September 19, 2022


Introduction

The objective of this first lab was to learn how to utilize cadence and design a full adder, 4-bit adder, and 8-bit adder. All the designs, symbols, and results are below.


Result

Full Adder

Design



Symbol



Code

```
// Verilog stimulus file.
// Please do not create a module in this file.

// Default verilog stimulus.
initial
$monitor ($time," A=%b, B=%b, Cin=%b, sum=%b, carry=%b", A, B, Cin, sum, carry);


initial
begin

A = 1'b0;
B = 1'b0;
Cin = 1'b0;
#50 A=1'b0; B=1'b0; Cin=1'b1; //ABC=001
#550 A=1'b0; B=1'b1; Cin=1'b0; //ABC=010
#50 A=1'b1; B=1'b1; Cin=1'b0; //ABC=010
#50 A=1'b1; B=1'b1; Cin=1'b0; //ABC=100
#50 A=1'b1; B=1'b1; Cin=1'b0; //ABC=100
#50 A=1'b1; B=1'b1; Cin=1'b0; //ABC=110
#50 A=1'b1; B=1'b1; Cin=1'b0; //ABC=110
#50 A=1'b1; B=1'b1; Cin=1'b0; //ABC=110
#50 A=1'b1; B=1'b1; Cin=1'b1; //ABC=111
end
```


Simulation

4-Bit Adder

Design



Symbol




Code


Simulation

4-Bit Register

Design




Symbol




8-Bit Adder

Design



Symbol



Code

```
// Verilog stimulus file.
// Please do not create a module in this file.
// Default verilog stimulus.
always
#1 CLK= !CLK;
always
#1 _CLK= !CLK;
initial
begin
    A[7:0] = 8'b00000000;
    B[7:0] = 8'b00000000;
    CLK = 1'b0;
    __CLK = 1'b0;

$monitor ($time, " A=%b, B=%b, Cin=%b, sum=%b, carry=%b", A, B, Cin, sum, carry);
            #50 A=8'b0llllll0; B=8'blll00ll1; Cin=1'b0; //ABC=0llllll10 lll00lll 0 $monitor ($time, " A=%b, B=%b, Cin=%b, sum=%b, carry=%b", A, B, Cin, sum, carry);
            #50 A=8'b11111111; B=8'b00000000; Cin=1'b1; //ABC=11111111 00000000 1 $monitor ($time, " A=%b, B=%b, Cin=%b, sum=%b, carry=%b", A, B, Cin, sum, carry);
            #50 A=8'b10101010; B=8'b01010101; Cin=1'b0; //ABC=10101010 01010101 0 $monitor ($time, " A=%b, B=%b, Cin=%b, sum=%b, carry=%b", A, B, Cin, sum, carry);
            #50 A=8'b10101010; B=8'b01010101; Cin=1'b1; //ABC=10101010 00000000 1 $monitor ($time, " A=%b, B=%b, Cin=%b, sum=%b, carry=%b", A, B, Cin, sum, carry);
            #50 A=8'b11001100; B=8'b00110011; Cin=1'b0; //ABC=11001100 00110011 0 $monitor ($time, " A=%b, B=%b, Cin=%b, sum=%b, carry=%b", A, B, Cin, sum, carry);
            #50 A=8'b11001100; B=8'b00110011; Cin=1'b1; //ABC=11001100 00110011 1 $monitor ($time, " A=%b, B=%b, Cin=%b, sum=%b, carry=%b", A, B, Cin, sum, carry);
#50 $finish;
```

Simulation