
# Lab 8: Counters, Clock Dividers and Debounce Circuits

ECEN 248 - 505


TA: Younggyun Cho Date: October 27, 2020 The purpose of this lab is to understand the way counters and clock dividers and debounce circuits work and their foundational functions. In this lab the students will utilize the FPGA board to perform clock dividers. Students will understand how to code counters, clock dividers, and debounce circuits using Verilog.

# **Design**


#### //clock divider




### //Half adder




//up counter




# //top level




//top level xdc




# //with debounce comments




//no debounce






## <u>Results</u>

#### //clock divider




## //up counter



```
if { [string length scurr_wave] == 0 } {
    if { [length [get_objects]] > 0 } {
        add_wave /
        set_property needs_save false [current_wave_config]
    } else {
        send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration'
    }
    }
    run 1000ns
NFO: [USF-XSim-96] XSim completed. Design snapshot 'up_counter_tb_behav' loaded.
NFO: [USF-XSim-97] XSim simulation rIme (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 866.082 ; gain = 0.000
```


#### //top level and top level xdc

After synthesize and implementation




#### Rest is in the demo

#### //with debounce



//no debounce



## Conclusion

In conclusion, this lab allows students to gain an understanding on counters, clock dividers and debounce. The design section contains all the source codes that are shown for the different tests we were required to do. In the results it contains all the waveforms for source codes like clock divider, up counter, debouncer, etc. The codes compiled successfully. My understanding of the topic overall improved after this hands on performance of the lab.

#### Post - Lab Questions

1. Include the source code with comments for all modules in the lab. You do not have to include the test bench code. The code without comments will not be accepted!

This is in the design section

2. Include screenshots of all waveforms captured during simulation in addition to the test bench console output for each test bench simulation.

This is in the results section

- 3. Page 11 2.(b) (c) (d) (f)
  - **(b)** The delay of the clock signal is 10 which is 10ns, so the Frequency = 1/10ns = 100Mhz
  - (c) The up counter the reset is 20ns.
  - (d) The up-counter holds enable low for 20 ns
  - **(f)** The maximum count is 111, and the rollover goes from 1 to 0.

# 4. Page 11 3.(a)

frequency(f1) is 125 MHz

n = 26

The rate of MSB to oscillate is

F2 = f1/226

F2 = 125Mhz/67108864

F2 = 1.8 MHz

The frequency MSB to oscillate is 1.8 MHz

# 5. Page 15 1.(b)

It worked as expected because in the simulation noDebounce, the signals have some of the electrical chatter since there were no additional circuits to prevent the chatters.

## 6. Page 15 2.(a) (b) (c)

- (a) It did work as expected because the counter with the debounce have an expected oscillation as it removes the inconsistencies form the no debounce circuits.
- **(b)** The source file with the comment is above in design section
- (c) The synchronizer is implemented as the positive clock edge. When the clock edge is positive, and if the reset is enabled then the counter goes to 0, but if the circuit is enabled then the count adds up to 1. The output from the Msb noted with synchronizer outputs for the res, reducing the chatter in the circuit.

## **Feedback**

- 1. I liked the clear instructions on how to code the counters, clock dividers, etc. I did not like the unclarity on what to demo.
- 2. The lab manual was clear.
- 3. I wouldn't change anything about the lab.