Pre-Lab 6: Introduction to Behavioral Verilog and Logic Synthesis

ECEN 248 - 505

TA: Younggyun Cho

Date: October 6, 2020

1. Verilog code with comments for the 2:4 binary decoder, the 4:2 binary encoder, and the 4:2 priority encoder. Do not use behavioral Verilog for these descriptions! Use the structural and dataflow concepts introduced in the previous lab.

2:4 Binary decoder

4:2 Encoder

4:2 Priority Encoder

 $four_two_encoder\ En1(I,Y,zero);$ endmodule

2. The complete truth table for the gate-level schematic shown in Figure 2. This truth table should not include "don't care" (i.e. 'X')!

4:2 Binary Encoder Truth Table

\mathbf{W}_3	\mathbf{W}_2	\mathbf{W}_{1}	\mathbf{W}_0	Y ₁	\mathbf{Y}_{0}	zero
0	0	0	0	0	0	1
0	0	0	1	0	0	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	0	0
0	1	0	1	1	0	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	1	1	0
1	0	0	1	1	1	0
1	0	1	0	1	1	0
1	0	1	1	1	1	0
1	1	0	0	1	1	0
1	1	0	1	1	1	0
1	1	1	0	1	1	0
1	1	1	1	1	1	0

3. A brief comparison of the behavioral implementation of a multiplexer described in the background section with the multiplexer you described in the previous lab using structural and dataflow.

The behavioral implementation of a multiplexor is less complicates and less likely to have any errors since your arent required to instantiate and assign values for the wires inside the circuit whereas you would for structural/dataflow description used before.