

# Lab 10: A Simple Digital Combination Lock

ECEN 248 - 505

TA: Younggyun Cho


Date: November 10, 2020

## Objectives

The purpose of this lab is to design the actions of a rotary combination lock by writing code for a digital circuit and uploading it to a zybo board. The student must ensure that the circuit can detect when the right combination is entered, and it will give us the “unlocked” message. Otherwise they must ensure when the wrong combination is entered and give the “locked” message. This lab demonstrates the use of the Moore finite state machine.

## Design


### //Combination lock FSM (3 States)



```

1 //S2R000252
2 timescale 1ns / 1ps
3 //default_preset_name
4 //timescale 1ns/1ps
5 module combination_lock_fsm
6     output reg [1:0] state,
7     output reg [3:0] Lock, //asserted when locked
8     input wire Key1, //unlock button 0
9     input wire Key2, //unlock button 1
10    input wire [3:0] Password, //indicate number
11    input wire Reset, //reset
12    input wire Clk //clock
13
14
15
16    parameter S0 = 2'b00,
17           S1 = 2'b01,
18           S2 = 2'b10,
19           S3 = 2'b11,
20           //S4 = 4'b100;
21
22    //intermediate nets
23    reg [1:0] nextState;
24
25    always@(*)
26    case(state)
27        S0: begin
28            Lock = 4'b0000;
29            if(Key1==1 && Password == 4'b1101)
30                nextState = S1;
31            else if(Key1==1 && Password != 4'b1101)
32                nextState = S0;
33            else
34                nextState = S0;
35        end
36        S1: begin
37            Lock = 4'b0000;
38            if(Key2==1 && Password == 4'b0111)
39                nextState = S2;
40            else if(Key2==1 && Password != 4'b0111)
41                nextState = S0;
42            else
43                nextState = S1;
44        end
45        S2: begin
46            Lock = 4'b0000;
47            if(Key1==1 && Password == 4'b1001)
48                nextState = S3;
49            else if(Key1==1 && Password != 4'b1001)
50                nextState = S0;
51            else
52                nextState = S2;
53        end
54        S3: begin
55            Lock = 4'b1111;
56            if(Reset)
57                nextState = S0;
58            else
59                nextState = S3;
60        end
61    endcase
62
63    //drives the FSM
64    always@(posedge Clk)
65    state <= nextState;
66 endmodule

```





```

29 nextState = S1;
30 else if(Key1==1 && Password != 4'b1101)
31     nextState = S0;
32 else
33     nextState = S0;
34 end
35 S1: begin
36     Lock = 4'b0000;
37     if(Key2==1 && Password == 4'b0111)
38         nextState = S2;
39     else if(Key2==1 && Password != 4'b0111)
40         nextState = S0;
41     else
42         nextState = S1;
43 end
44 S2: begin
45     Lock = 4'b0000;
46     if(Key1==1 && Password == 4'b1001)
47         nextState = S3;
48     else if(Key1==1 && Password != 4'b1001)
49         nextState = S0;
50     else
51         nextState = S2;
52 end
53 S3: begin
54     Lock = 4'b1111;
55     if(Reset)
56         nextState = S0;
57     else
58         nextState = S3;
59 end
60 endcase
61
62 //drives the FSM
63 always@(posedge Clk)
64 state <= nextState;
65 endmodule

```

### //Combination lock FSM (4 States)



## //Combination lock

module combination\_lock(LEDs, JB, Clk, Reset, Key1, Key2, Password);

output wire [3:0] LEDs;//connect to lock

/\*Let's output state for debugging!\*/

output wire [2:0] JB;

input wire Clk;

input wire Key1,Key2;

```

input wire Reset;
input wire [3:0]Password;

/*intermediate nets*/
wire KeySync1,KeySync2, ResetSync;

/*synchronize button inputs*/
synchronizer syncA(KeySync1, Key1, Clk);
synchronizer syncB(KeySync2, Key2, Clk);
synchronizer syncC(ResetSync, Reset, Clk);

/*wire up combination lock FSM*/
combination_lock_fsm U1(
    .Lock(LEDs),
    .state(JB),
    .Clk(Clk),
    .Key1(KeySync1),
    .Key2(KeySync2),
    .Reset(ResetSync),
    .Password>Password)
);

```


endmodule

**//Synchronizer**


Given to the students

Result

**//Combination lock FSM (3 States)**



//Combination lock FSM (4 States)



## Conclusion

The code on verilog worked as it should have and the combination lock on the FPGA displayed properly. The issue I faced during the lab was minor syntax errors which didn't catch my eye in the beginning and not saving changes, so always had to reimplement it again into the

modules. I learned gained an understanding of the mechanics of a lock virtually using Verilog and using finite state machines, and how its executed on the zybo.

### Post - Lab Questions

**1. Include the source code with comments for all modules you simulated and/or implemented in lab. You do not have to include test bench code that was provided! Code without comments will not be accepted! If the last 4 digits of your UIN cannot be found in your verilog code, you will receive any point for that design.**

**(3-password combination lock code and 4-password combination lock code)**

Screenshots provided in the design sections

**2. Include screenshots of all waveforms captured during simulation in addition to the test bench console output for each test bench simulation. Do not edit your screenshots.**

**(3-password combination lock simulation waveform)**

Screenshots provided in the result sections

**3. Take a look at the simulation waveform of your FSM and take note of the tests that the test bench performs. Is this an exhaustive test? Why or why not?**

Even though it doesn't go through all combinations, it can be considered an exhaustive test. Within the test bench field it uses a system, where it tests certain combinations that would show whether other ones would fail or not.

**4. A possible attack on your combination-lock is a brute-force attack in which every possible input combination is tried. Given the original design with a combination of three numbers between 0 and 15, how many possible input combinations exist? How about for the modified design with a combination of four numbers?**

The total possible combination for values from 0 to 15 is  $16^3 = 4096$  and for the four password combination, the total number of combinations is  $16^4 = 65536$  combinations. These are a lot of possible combinations and it would take a long time.

### Feedback

**1. What did you like most about the lab assignment and why? What did you like least about it and why?**

My favorite part of this lab was implementing the design on zybo, however my least favorite part was when the combination lock code was given, I think with instructions writing it would give more understanding.

**2. Were there any sections of the lab manual that were unclear? If so, what was unclear?**

**Do you have any suggestions for improving clarity?**

I think the lab manual was pretty clear and to the point.

**3. What suggestions do you have to improve the overall lab assignment?**

I would change the demo instructions, making it more clear.