

Pre-Lab 8: Counters, Clock Dividers, and Debounce Circuits

ECEN 248 - 505

TA: Younggyun Cho

Date: October 20, 2020

1. Supposed we want to build a 32-bit counter using the circuit in Figure 1. If the gates used to construct the half-adders in the circuit are assumed to have a 2 ns delay each and the flip-flop overhead is assumed to be negligible, what is the maximum clock frequency we could use to drive our counter? Given the clock frequency you just calculated, how long would it take this counter to roll over (i.e. return to 0). Please show your calculations.

$$\text{Total Delay} = 2 \times 32$$

$$64 \text{ ns}$$

$$\text{Maximum clock frequency} = \frac{1}{\text{Total delay}}$$

$$= \frac{1}{64 \text{ ns}} = f_{\text{max}} = 15.625 \text{ MHz}$$

$$= 2^{32} = 4.29 \text{ s}$$

$f_{\text{max}} = 15.625 \text{ MHz}$
$t = 4.29 \text{ s}$

2. Consider the use of a counter to divide an incoming clock. If our incoming clock signal is 32.768 kHz and we need a 64 Hz signal, how many bits would our counter need to have (i.e. what is n) to divide the incoming clock correctly?

$$f_2 = \frac{f_1}{2^n} = 64 = \frac{32768}{2^n}$$

$$2^n = \frac{32768}{64}$$

$$2^n = 512$$

$$n = \log_2(512)$$

$n = 9$

3. If the Seconds per Division setting for Figure 3 was set to 1 ms/div, what do you think would be a good bit width for the counter in Figure 4, assuming a 50 MHz clock signal was driving the counter? Explain your answer.

3) $f = 50 \text{ MHz}$

$$t_c = \frac{1}{f} = \frac{1}{50} = 0.02 \mu\text{s}$$

$$= \frac{1}{50} \times 10^{-6} = 20 \text{ ns}$$

$\Delta t = N \times 20 \text{ ns}$ ($\because N=1$)

$$\Delta t = 20 \text{ ns}$$

$$\leq (t_c + \Delta t) = 20 \text{ ns} + 20 \text{ ns}$$

pulse width $\leq 0.04 \mu\text{s}$

The counter has many times for a single bit, so the 4-bit is not appropriate.

Appropriate is $T_b < \left(\frac{T}{2}\right)$ ← half of the clock period.