Esha Adhawade Lab 2: Cadence Custom Layout: Design Rules, Extraction & Verification ECEN 454 - 503 September 25, 2022


Introduction

The purpose of this lab is to create all layouts and extraction/verifications for inverter, NAND, and XOR gates.


Result

Inverter


Schematic




Symbol




Layout



DRC - match



DRC




LVS (The net-lists match.)


```
Gammad Lise: /qpt/cet/catendroc/CT681/cols.lnd6/dflTlnbin64bit/U5 -dir /home/ugrads/e/ehu.adhmmade/ecen454_503/U5 -l -s -t /home/ugrads/e/ehu.adhmmade/ecen454_503/U5 /layout /home/ugrads/e/ehu.adhmmade/ecen454_
       Devices in the netlist but not in the rules:
pcapacitor
Devices in the rules but not in the netlist:
cap nfet pfet nmos4 pmos4
            robe files from /home/ugrads/e/esha.adhawade/ecen454_503/LVS/schematic
       mergenet.out:
termbad.out:
  prunenet.out:
       prunedev.out:
  audit.out:
    Probe files from /home/ugrads/e/esha.adhawade/ecen454_503/LVS/layout
       netbad.out:
    termbad.out:
    prunenet.out:
prunedev.out:
```

NAND


Schematic




Symbol




Layout



DRC - match



DRC




LVS (The net-lists match)

```
Net-list Lummary for /home/ugrads/e/esha.adhamade/ecen454_503/LV5/schematic/netlist count nets 5 terminals 2 pmos 2 mmos
Devices in the netlist but not in the rules:
pcapacitor
Devices in the rules but not in the netlist:
cap nfet pfet nmos4 pmos4
 The net-lists match.
                                   ds/e/esha.adhawade/ecen454_503/LVS/schematic
devbad.out:
netbad.out:
mergenet.out:
prunenet.out:
prunedev.out:
audit.out:
 Probe files from /home/ugrads/e/esha.adhawade/ecen454_503/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
 orunenet.out:
 runedev.out:
```


XOR

Schematic




The wire labeling didn't work out so I just directly connect the inputs (A, B, _A (inverse), _B(inverse)) to corresponding terminals in order to pass check and save.

Symbol



Layout




DRC - match

CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 ******* Summary of rule violations for cell "xor layout"

Total errors found: 0

vvv

DRC



LVS (The net-lists match)

Terminal correspondence points

N3	N1	Α
N2	N3	В
N1	N2	GND
N5	NO	VDD
N4	N4	out

Devices in the netlist but not in the rules:

pcapacitor
Devices in the rules but not in the netlist:
cap nfet pfet nmos4 pmos4

The net-lists match.

	1ayout	schemati	
	inst	instances	
un-matched	0	0	
rewired	0	0	
size errors	0	0	
pruned	0	0	
active	4	4	
total	4	4	
	ne	nets	
un-matched	0	0	
merged	0	0	
pruned	0	0	
active	6	6	
total	6	6	
	term	terminals	
un-matched	0	0	
matched but			
different type	1	1	
total	5	5	