# Lab report

#### Code

```
lass parallel random vsequence extends htax base vseq;
`uvm object utils(parallel random vsequence)
htax packet c pkt0;
htax packet c pkt1;
htax packet c pkt2;
htax packet c pkt3;
  super.new(name);
  pkt0 = htax packet c::type id::create("pkt0");
  pkt1 = htax packet c::type id::create("pkt1");
  pkt2 = htax packet c::type id::create("pkt2");
  pkt3 = htax packet c::type id::create("pkt3");
endfunction : new
function void get random permutation(ref int ports[$]);
  int temp, rand idx;
  for (int i = ports.size()-1; i > 0; i--) begin
    rand idx = $urandom range(0, i);
   temp = ports[i];
    ports[i] = ports[rand_idx];
    ports[rand idx] = temp;
endfunction : get random permutation
task body();
  int ports[$] = '{0, 1, 2, 3}; // Array of port indices
  repeat(200) begin
    get random permutation(ports); // Generate a random permutation of
```

```
`uvm do on with(pkt0, p sequencer.htax seqr[0], {
        pkt0.dest port == ports[0];
        pkt0.length inside {[3:10]};
        pkt0.delay < 10;</pre>
       `uvm do on with(pkt1, p sequencer.htax seqr[1], {
        pkt1.dest port == ports[1];
        pkt1.length inside {[3:10]};
        pkt1.delay < 10;</pre>
       `uvm do on with(pkt2, p sequencer.htax seqr[2], {
        pkt2.dest port == ports[2];
        pkt2.length inside {[3:10]};
        pkt2.delay < 10;</pre>
       `uvm do on with(pkt3, p sequencer.htax seqr[3], {
        pkt3.dest_port == ports[3];
        pkt3.length inside {[3:10]};
        pkt3.delay < 10;
endtask : body
endclass : parallel random vsequence
```

Parallel random test (the one which triggered the bug)

```
class packet_length_vsequence extends htax_base_vseq;
  `uvm_object_utils(packet_length_vsequence)
   htax_packet_c pkt0;
```

```
htax packet c pkt1;
  htax packet c pkt2;
  htax packet c pkt3;
  super.new(name);
 pkt0 = htax packet c::type id::create("pkt0");
 pkt1 = htax packet c::type id::create("pkt1");
 pkt2 = htax packet c::type id::create("pkt2");
  pkt3 = htax packet c::type id::create("pkt3");
task body();
  repeat(500) begin
          `uvm do on with (pkt0, p sequencer.htax seqr[0], {
          length inside {[3:63]};
          `uvm_do_on_with(pkt1, p_sequencer.htax_seqr[1],{
          length inside {[3:63]};
          `uvm_do_on_with(pkt2, p_sequencer.htax_seqr[2],{
          length inside {[3:63]};
          `uvm do on with(pkt3, p sequencer.htax seqr[3],{
          length inside {[3:63]};
endtask : body
endclass : packet length vsequence
```

```
class variable_delay_vsequence extends htax_base_vseq;
   `uvm_object_utils(variable_delay_vsequence)


// htax_packet_c pkt0;
// htax_packet_c pkt1;
// htax_packet_c pkt2;
// htax_packet_c pkt3;

function new (string name = "variable_delay_vsequence");
   super.new(name);
endfunction : new


task body();
   repeat(500) begin
        int i = $urandom_range(0,3);
        `uvm_do_on_with(req, p_sequencer.htax_seqr[i],{
            delay inside {[1:20]};
        })
   end
endtask : body
endclass : variable_delay_vsequence
```

# Variable delay test


# **Failing Regression:**



# Passing Regression after the failing regression:



## **TestCases Mapped:**



### Assertions/Checkers for Tx interface:



### Assertions/Checkers for Rx interface:

▲ 1.3.2 Assertions_slash_Checkers for RX interface	✓ 100%	12 / 12 (100%)	100%
	✓ 100%	4 / 4 (100%)	100%
▶ □ 1.3.2.2 rx_sot one hot assertion	✓ 100%	4 / 4 (100%)	100%
▶ □ 1.3.2.3 eot timeout assertion	✓ 100%	4 / 4 (100%)	100%

# **Functional Coverage for Tx interface:**

_			
▲ 1.6 Functional Coverage	40%	636 / 639 (99.53%)	096
1.6.1 System Interface	096	0 / 1 (0%)	O%
▲ □ 1.6.2 TX Interface	✓ 100%	628 / 628 (100%)	n/a
▶ ॼ 1.6.2.1 VC Request	✓ 100%	12 / 12 (100%)	n/a
▶ □ 1.6.2.2 Outport Request	✓ 100%	16 / 16 (100%)	n/a
▶ ॼ 1.6.2.3 VC Grant	✓ 100%	12 / 12 (100%)	n/a
▶ ॼ 1.6.2.4 Destination Port	✓ 100%	16 / 16 (100%)	n/a
▶ ॼ 1.6.2.5 Virtual Channel	✓ 100%	12 / 12 (100%)	n/a
▶ ॼ <i>1.6.2.6</i> Length	✓ 100%	64 / 64 (100%)	n/a
	✓ 100%	48 / 48 (100%)	n/a
■ 1.6.2.8 DEST_PORT AND LENGTH	✓ 100%	256 / 256 (100%)	n/a
■ 1.6.2.9 VC AND LENGTH	✓ 100%	192 / 192 (100%)	n/a

# **Functional Coverage for Rx interface:**



## **Code Coverage:**

▲ □ 1.7 Code Coverage	98.69%	13444 / 13572 (99.06%)	100%
▶ ॼ 1.7.1 Block	98.69%	3361 / 3393 (99.06%)	100%
▶ ॼ 1.7.2 Expression	98.69%	3361 / 3393 (99.06%)	100%
▶ □ 1.7.3 Toggle	98.69%	3361 / 3393 (99.06%)	100%
▶ ॼ 1.7.4 FSM	98.69%	3361 / 3393 (99.06%)	100%

**Code Coverage Holes:** 

[Explain any code coverage holes (if any)]

**Bugs report** 

Bug 1

| ¥

# What is the bug?

The bug was detected when doing a parallel multiport test in the rx\_interface. The assertion "
rx\_eot\_timeout\_check" failed for htax\_rx\_intf[3]. Implying the eot signal was not being asserted as it should have

### Where is it?

**Module:** htax\_outport\_data\_mux (in the design directory)

File: htax outport data mux.v

Line number(s): Line 43


## How to reproduce:

- 1. After going through the Vmanager logs I was able to find the seed value which caused the assertion to fail.
- 2. Some of the values on this seed are as follows

a. Seed: 396326146

b. Delay: 6c. Dest\_port: 3d. Pkt Length: 8

- Re ran the single test (parallel multiport test) with seed value of 396326146
   xrun -f run.f +UVM\_TESTNAME=multiport\_parallel\_random\_test -svseed
   396326146
- 4. Got the assertion failure and opened the waveform using simvision to further investigate



5. Might be tough to see but the assertion is failing at the very end.

# **Expected behavior:**

The eot signal in the rx intf should be asserted <= 1000 cycles.

### **Actual behavior:**

The eot signal isnt being asserted on time, causing the assertion to fail.

# Bug fix:

On going through the DUT, the eot signal is only mentioned in htax\_outport\_data\_mux.v. So we can narrow down our investigation to this particular file. In line number 43, we have


```
assign selected_eot = |(eot_in & inport_sel_reg) & ~(&(eot_in));
```

eot\_in is a 4 bit signal, if all 4 bits are 1 i.e. 4'b1111. The  $\sim$ (&(eot\_in)) term becomes 0, which makes selected\_eot = 0. Which is wrong since depending on the inport\_sel\_ref (if any import is selected) the selected\_eot should be assigned to 1.

## **Failing Assertion:**



### **Failing Scenario Waveform:**



Failing Assertion Passing after the fix: