




Comm & Control


Zynq conf & PS




FP / RTM




FPGA IO & MGBT




Clocking and CMS Timing




UART Comm




Ethernet



M.2 2422B SATA SSD




JTAG




ATCA Infrastructure


IPMC Core IO




IPMC GPIO




Local Power (12V→other)





IPMC I2C



Mounting + Key HW



Command Module(s)




When using DRC, ignore:
Unspecified pin connected to anything
Open collector connected to unspecified
Power output to bidirectional or unspecified
Power input to unspecified


Sheet: /		
File: carrier.sch		
Title:		
Size: B	Date:	Rev:
KiCad E.D.A.	kiCad 5.1.9+dfsg1-1	Id: 1/51

Zone 1 Connector

48V power



48V to 12V



Standby 3.3V

IPMC 3.3 @ ?
Ethernet 3.3 @ 1.3A + 50mA
JTAG 3.3 @ small
UART 3.3 @ small

Sheet: /Zone1 and 48V/
File: Zone1_PWR.sch


Title:


Size: USLetter Date:
KiCad E.D.A. kicad 5.1.9+dfsg1-1

Rev:
Id: 2/51


P23

Connector







Sheet: /Zone2/DPD2E/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 4/51




Sheet: /Zone2/DP8FE/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 5/51




Sheet: /Zone2/DP518/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 6/51




Sheet: /Zone2/DPBCA/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 7/51




Sheet: /Zone2/DPA9F/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 8/51




Sheet: /Zone2/DP3CC/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 9/51



Sheet: /Zone2/DPB9D/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 10/51



Sheet: /Zone2/sheet5EFFE99F/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 11/51




Power-up Sequence

IPMC power-up on 3V3 STBY

- > IPMC turn on 12V.
IPMC tells Zynq to power up.
- > When 12V > 11.3V, U15 turns on Zynq Core
- > When Zynq core voltages are good
ZYNQ_CORE_GOOD enables U18
- > When U18's outputs are good
U21(3V3_Zynq) and U22(1V8_Zynq) are enabled
U16 is enabled
- > When U16's outputs are good
U14(3V3) and U17(1V8) are enabled
- > DONE

Supply	L_nom	dV
3V3_STBY	1A	50mV
3V3	1A	50mV
1V8	0.6A	30mV
3V3_Zynq	0.75A	35mV
1V8_Zynq	0.2A	10mV

Zynq 3.3V & 1.8V




Zynq 3.3V


3V3 +3% - 5%

Zynq 1.8V

Misc Board 3.3V & 1.8V




DC-DC Sync




The LTC6902 syncs the LT4622 freqs.
It's freq must be 30% of the LT4622s.
Set to 2.25Mhz with 10% SSP.
If there are problems, disconnet
syncs from LT4622s.

STBY 2.5V & 1.0V




V-I Monitoring




Supply	L_nom	dV
12V_Zynq	1A	50mV
3V3_Zynq	1.1A	55mV
1V8_Zynq	0.2A	10mV
3V3_STBY	1A	50mV
3V3	1A	50mV
1V8	0.6A	30mV


Zynq Mon



Blade Mon



Misc Mon



Sheet: /Power_indicator/
File: PWR_INDC.sch

Title:


Size: A4


Date:

KiCad E.D.A. kicad 5.1.9+dfsg1-1


Rev:


Id: 15/51






Sheet: /Ethernet switch/DPD2A/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 17/51






Sheet: /Ethernet switch/DPF55/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 19/51



Sheet: /Ethernet switch/DPDC8/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 20/51



Sheet: //JTAG/
File: JTAG.sch

Title:

Size: USLetter Date:


KiCad E.D.A. kicad 5.1.9+dfsg1-1

Rev:

Id: 21/51


PCIe OSC

Zynq MGT ref-clk only
LVDS (AC-coupled)
(optional)





100MHz OSC

Si5344 reference.
LVDS
(default)




LHC OSC

Si5344 reference.
LVDS
(optional)



1.8 @ 137.7mA
3.3 @ 117.4 + 4*16.0 = 181.4



Sheet: /clocking/
File: clocking.sch

Title:


Size: A4


Date:

KiCad E.D.A. kicad 5.1.9+dfsg1-1

Rev:

Id: 22/51





Sheet: /Zynq PS & PWR/zynq power/
File: zynq_pwr.sch

Title:


Size: A4

Date:


KiCad E.D.A. kicad 5.1.9+dfsg1-1

Rev:


Id: 24/51





Sheet: /Zynq PS & PWR/DP29C/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 27/51





Sheet: /Zynq PS & PWR/DP912/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 28/51







IPMC:
UART_R/Tx
FP connector:
UART_R/Tx_CONN



Sheet: /Mezz comm/
File: Mezz_Comm.sch

Title:

Size: A4





Date:

KiCad E.D.A. kicad 5.1.9+dfsg1-1



Rev:

Id: 33/51

Power & single-ended connector



High-speed connector







Sheet: /Mezz 1/
File: mezz.sch

Title:



Size: USLetter Date:
KiCad E.D.A. kicad 5.1.9+dfsg1-1

Rev:
Id: 34/51

Power & single-ended connector



High-speed connector




Sheet: /Mezz 2/
File: mezz.sch

Title:


Size: USLetter Date:
KiCad E.D.A. kicad 5.1.9+dfsg1-1

Rev:
Id: 35/51


ATCA Keying connectors



Cover mounting



Mezz mounting



Front panel



Sheet: /HW/
File: hw.sch

Title:

Size: A4


Date:

KiCad E.D.A. kicad 5.1.9+dfsg1-1

Rev:

Id: 36/51

Design from: ZCU104 eval board
M.2 2242 B
https://pinoutguide.com/HD/M.2-NGFF_connector_pinout.shtml



Sheet: /sheet5FE92DD2/
File: SSD.sch

Title:

Size: A4

Date:






KiCad E.D.A. kicad 5.1.9+dfsg1-1

Rev:


Id: 37/51

FP Handle

Insert: 3V3 -> GND
Remove: GND -> 3V3




Caps for stripline plane cuts



Ethernet Jack
Magnetics on ESM




ETH_FP_A_N 2 1 ETH_FP_A_P
ETH_FP_B_N 4 3 ETH_FP_B_P
ETH_FP_C_N 6 5 ETH_FP_C_P
ETH_FP_D_N 8 7 ETH_FP_D_P




ZYNQ (ARM-linux)
via onboard PHY
Needs mag-jack

FP LEDs


FP Board Interface




Sheet: /Front/Rear Panel/ File: FrontPanel.sch		
Title:		
Size: USLetter	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 38/51




Sheet: /Front/Rear Panel/DP680/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 39/51




Sheet: /Front/Rear Panel/DPD86/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 40/51




Sheet: /Front/Rear Panel/DP152/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 41/51




Sheet: /Front/Rear Panel/DPB60/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 42/51




Sheet: /Front/Rear Panel/DPB6D/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 43/51




Sheet: /CMS Timing/ File: CMS.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 44/51




Sheet: /CMS Timing/DP7FB/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 45/51



Sheet: /CMS Timing/DP8DF/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 46/51



Sheet: /CMS Timing/DPC4B/ File: DP_stitch.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.9+dfsg1-1		Id: 47/51



Sheet: /CMS Timing/DP907/
File: DP_stitch.sch

Title:

Size: A4


Date:

KiCad E.D.A. kicad 5.1.9+dfsg1-1


Rev:

Id: 48/51


C&D Separator ADN2814



Data path



Clock path



Sheet: /Legacy TTC/TTS/
File: LegacyTTC.sch

Title:

Size: A4
KiCad E.D.A. kicad 5.1.9+dfsg1-1

Date:

Rev:

Id: 49/51

