Lab 4

Syntax-Directed Code Generation

Objective

During the previous lab, you have written your own interpreter of the MiniC language. In this lab the objective is to generate *valid* RISCV codes from MiniC programs:

- Generate 3-address code for the MiniC language.
- Generate executable "dummy" RISCV from programs in MiniC via two simple allocation algorithms.
- Please follow instructions and COMMENT YOUR CODE!

Student files are in the Git repository.

Make sure your Git repository is up-to-date, using git pull. (We already pushed the directory for next lab MiniC/TP05, ignore it)

4.1 Preliminaries

This section must be read carefully.

Important remark From now on, we add the following restriction to the MiniC language: Values (variables, argument of println_int) are of type (signed) int or bool only (no float, no string). Thus all values can be stored in regular registers or in one cell (64 bits) in memory. You can let your program crash (raise MiniCUnsupportedError(...)) if another type of variable is provided.

Note that real compilers would perform the code generation from a decorated AST (with type annotations attached to nodes). For simplicity, we will work on the non-decorated AST: our language is simple enough to generate code without decorations.

Structure of the compiler's code In the MiniC/Lib folder, we provide you with many utility functions. A detailed documentation of the library is given in the repository, you can access it offline by opening docs/index.html in a web browser.

As for other files in the MiniC directory:

- TP04/MiniCCodeGen3AVisitor.py is the code generation algorithm, implemented as a visitor.
- The main Python file, MiniCC.py as in lab3, now accepts new options related to code generation (check python3 MiniCC.py --help for a full list). Running python3 MiniCC.py --mode codegen-linear <file> launches the chain: production of 3-address code with temporaries, allocation, replacement, print.
- The script test_codegen.py will help you test your code. We will use it in Section 4.3 through Makefile targets.
- The README-codegen.md file is to be completed progressively during the lab.

EXERCISE #1 ► RISCV Simulator - test

Re-test the command-line version of the RISCV simulator, for example with code given in the TP_RISCV directory.

```
cd ../TP_RISCV/riscv/
riscv64-unknown-elf-gcc libprint.s test_print.s -o test_print.riscv
spike -m100 pk test_print.riscv
cd ../../MiniC/
```

4.1.1 Conventions used in the assembly code

- All data items are stored on 64 bits (double-words, 8 bytes).
- Registers s1, s2, and s3 are reserved for temporary computations (e.g. to compute an address before or after an sd or a ld, or to store a value between a memory access and an arithmetic operation). Note that s0 is an alias for fp, hence s0 must not be used as a general purpose register either.
- Registers s4, ..., s11, t0, ..., t6 are general purpose registers, that can be used freely by the code generator. In your Python code, you can access the list of general-purpose registers with Operands.GP_REGS. si and ti registers will behave differently in presence of function calls, but are considered equivalent for us, since we don't deal with functions.
- To store properly in memory, it is mandatory to compute offsets from the "reserved" register fp. To be compatible with the RISCV ecosystem, we will use a stack **growing with decreasing addresses**. Thus data in the stack is accessed by adding a **negative offset** (multiple of 8) to fp. In other words, we use the memory locations -8(fp), -16(fp), ... The sp register points to the first data contained in the stack. It is always 16-byte (2 double-words) aligned.
- Registers a1 to a7 are not used at all

EXERCISE #2 **► Understand the library**

Look at the library files and find registers, and understand the data structure behind a riscv code. Carefully look at the typing idioms in Python (perhaps you should refer yourself to https://coderslegacy.com/python/typing-library/), for instance to understand what an union is.

4.1.2 Conventions used in the testsuite

A few reminders and new features of the testsuite:

- Test files should contain directives giving the expected behavior:
 - // EXPECTED and the following lines to give the expected output;
 - // EXITCODE n gives the expected return code of the compiler, i.e. // EXITCODE 1 when the code should be rejected by your typechecker (see previous lab for the specification of different exit codes):
 - // SKIP TEST EXPECTED to specify that this test should not be ran through test_expect (see below):
- Several tests can be run on each .c files:
 - test_expect, that compiles the file using riscv64-unknown-elf-gcc. It checks that EXPECTED directives are correct, but doesn't test your compiler.
 - test_naive_alloc, test_alloc_mem, test_smart_alloc that compiles the file using your compiler, using the corresponding register allocation algorithm. The testsuite leaves generated .s files next to the .c source file.

4.2 First step: three-address code generation

In this section you have to implement the course rules in order to produce RISCV code with temporaries. These rules are given in Figure 4.2 on page 9 and Figure 4.3 on page 10.

Here is an example of the expected output of this part. From the following MiniC program:

```
#include "printlib.h"
int main() {
   int a,n;
   n = 1;
```

```
while (n < a) {
       n = n+1;
     println_int(n);
     return 0;
 the following code is supposed to be generated.
##Automatically generated RISCV code, MIF08 & CAP
2 ##non executable 3-Address instructions version
5 ##prelude
6 # [...] Some automatically generated code that will be explained in a future lab
8 ##Generated Code
9 # [...] Some automatically generated code that will be explained in a future lab
         li temp_0, 0
         li temp_1, 0
11
         # (stat (assignment n = (expr (atom 1)));)
         li temp_2, 1
         mv temp_0, temp_2
         # (stat (assignment a = (expr (atom 7))) ;)
         li temp_3, 7
         mv temp_1, temp_3
         # (stat (while_stat while ( (expr (expr (atom n)) < (expr (atom a))) ) (</pre>
18
     stat_block { (block (stat (assignment n = (expr (expr (atom n)) + (expr (atom 1)))
     );)) })))
19 lbl_begin_while_1_main:
         li temp_4, 0
20
         bge temp_0, temp_1, lbl_end_relational_3_main
21
         li temp_4, 1
23 lbl_end_relational_3_main:
         beq temp_4, zero, lbl_end_while_2_main
         # (stat (assignment n = (expr (expr (atom n)) + (expr (atom 1)))) ;)
         li temp_5, 1
         add temp_6, temp_0, temp_5
         mv temp_0, temp_6
         j lbl_begin_while_1_main
30 lbl_end_while_2_main:
         # (stat (print_stat println_int ( (expr (atom n)) ) ;))
31
         mv a0, temp_0
         call println_int
# [...] Some automatically generated code that will be explained in a future lab
36 ##postlude
gr # [...] Some automatically generated code that will be explained in a future lab
```

EXERCISE #3 **▶** 3-address code generation

In the skeleton, we provide you an incomplete MiniCCodeGen3AVisitor.py (find the TODOs). To test it, type python3 MiniCC.py --mode codegen-linear TP04/tests/provided/step1/test00.c --reg-alloc=none

a = 7;

Don't forget to run make before if you need to regenerate the lexer and parser with ANTLR (i.e. if python3 complains with No module named 'MiniCLexer'). Observe the generated code in <samepath>/test00.s¹. You now have to implement the 3-address code generation rules seen in the course. Code and test incrementally²:

- We give you the code generation for the println_int instruction. It basically produces a call to the proper function in the library.
- Implement numerical expressions without variables (constants are expected to hold on 64 bits, no boolean expression for now). We advise you to postpone the implementation of MultiplicativeExpr, and first finish this Lab without them (details are given section 4.6).
- Then check that (numerical) expressions with variables work (assignment and usage of variables in expressions are given);

At this step, the code generation is not finished. In the next steps, we will do some allocation to be able to test properly. All examples in tests/provided/step1 directory should generate code without any error at this point:

```
for i in TP04/tests/provided/step1/*.c; do
  echo "file="$i; python3 MiniCC.py --mode codegen-linear --reg-alloc=none $i >/dev/null;
done
```

4.3 Testing with the trivial allocator (and real RISCV instructions)

The code generated at this point is not executable since it uses temporaries. We provide you with an allocation method which allocates temporaries in registers as long as possible, and fails if there is no more available registers. The process takes as input the former 3-address code and transforms each instruction according to the allocation function.

EXERCISE #4 ► **Testing the trivial allocator**

Open, read, understand the NaiveAllocator implementation in Lib/Allocator.py (https://drup.github.io/cap-lab22/api/Lib.Allocator.html#Lib.Allocator.NaiveAllocator) and how it is used to perform the actual RISCV code generation ³. Then, intensively test your former code generation with this allocator ⁴:

```
make TEST_FILES="TP04/tests/provided/step1/*.c" test-naive MODE=codegen-linear
```

This script tests all files specified in TEST_FILES (or, if not specified, all files in the */tests/* directories except those whose name start with a special character):

• if the pragma // EXPECTED is present in the file, it compares the actual output after assembling and simulating with the list of expected values. For instance:

```
int main(){
    int x, y;
    x = 42;
    println_int(x);
    y = x + 8;
    println_int(y);
    return 0;
}
// EXPECTED
// 42
// 50
```

is an example test case to test assignments.

¹We generated RISCV comments with MiniC statements for debug.

²Using files in the TP04/tests/* directories. All the test files you use will have to be in your archive.

³All available registers are in a list named GP_REGS.

⁴Be careful, this allocator fails if there is more than a certain number of temporaries!

• If the AllocationError exception is raised by the naive allocator, the test is considered "skipped" (i.e. it's not a failure, but not really a success either, we can't conclude; the same test case will be used for other allocation strategies).

- If the compilation succeeded, it compares the actual output after assembling and simulating to the // EXPECTED statements given in the file (which are themselves compared to the output given by riscv64-unknown-elf-gcc).
- For debugging, you can obviously launch your compiler manually with e.g.

```
pyright &&
python3 MiniCC.py --mode codegen-linear --reg-alloc naive --stdout <file>
```

Run python3 MiniCC.py --help or see MiniCC.py for more options. The --debug option allows getting some debug output. Alternatively, you can run the testsuite on a single test file with:

make TEST_FILES=TP04/tests/provided/test_while2b.c test-naive MODE=codegen-linear

• When making tests with make test-naive, a coverage of your code is created in a folder htmlcov. You can look at the file TP04_MiniCCodeGen3AVisitor_py.html to check which part of your code has been executed during the tests. If some lines of code you wrote have been missed during the tests, then you must write your own tests for these parts!

At this step, the tests should be OK or SKIPPED for all files given in directory tests/step1/:

```
make test-naive MODE=codegen-linear
[...]
=========== xx passed, xx skipped in xx seconds ========
```

Now that we have a way to test our code generation for tiny MiniC codes, we can come back to it.

4.4 Finish 3 address code generation

Now that you know how to test your code using the naive allocator, go back to code generation and finish it.

EXERCISE #5 ► A few corner-cases

Some points may require extra care, in the implementation or in the tests:

- Don't forget the automatic initialization (in MiniC, unlike real C). Unlike the interpreter, initialization cannot be done by initializing a Python dictionary. Make sure the initialization code is properly generated.
- Don't forget the explicit errors for division by zero. We provide you a piece of assembly code raising the error (see LinearCode.print_code() and follow the trail), you need to generate the instruction to jump to this label (we get the label with self._current_function.fdata.get_label_div_by_zero()) when the right operand of a division or modulo is 0.
- float and string are unsupported. The compiler raises MiniCUnsupportedError when encountering any of them. Tests are provided for this.

Note that testing the division by 0 requires a bit of attention. We need to check that the executable exits with code 1 at runtime, that the output is correct, but we can't check that GCC gives the same behavior because GCC doesn't give a clean error message. A test case may therefore be:

```
#include "printlib.h"

int main(){
    println_int(1 / 0);
    return 0;
```

```
}
// SKIP TEST EXPECTED
// EXECCODE 1
// EXPECTED
// Division by 0
```

EXERCISE #6 \triangleright End of 3-address code generation for MiniC

Implement the 3-address code generation rules:

- for boolean expressions and numerical comparison: compute 1 (true) or 0 (false) in the destination register; be careful the not boolean instruction is not as easy as you wish;
- while loops;
- if then else.

At this point all the tests should be ok for all files in directory TP04/tests/provided/step2/. However these tests are not sufficient, you should add some other ones (in the directory TP04/tests/students/). Run the testsuite with make test-naive MODE=codegen-linear to use all the test files.

About if and while For tests (and boolean expressions), make sure you generate "conditional jumps" with:

where op1 (resp op2) is the left operand (resp right operand or the numerical constant 0, nothing else), i.e. a register or a value of the boolean condition cond (Condition('beq') for equality, for instance) ⁵, and label is a label to jump to if the condition evaluates to true.

4.5 RISCV code with "all-in-mem" allocation of temporaries

Tests Up to now, you used make test-naive MODE=codegen-linear to test your code, and at this point all tests should pass, or be skipped (do not forget to make a test where the naive allocation uses too many registers!) From now on, you should use the more complete make test-lab4 MODE=codegen-linear command, that tests everything with the provided naive allocator, and the all-in-memory allocator you have to write. If you use MiniCC.py directly, the corresponding option is --reg-alloc=all-in-mem.

Check that make test-lab4 MODE=codegen-linear does fail.

Implementation As the number of registers for allocation is bounded by the number of available general purpose registers, i.e. len(Operands.GP_REGS), the naive allocator cannot deal with more temporaries than general-purpose registers: we have to find a way to store the results elsewhere. In this particular lab, we will use the following solution:

- The generated code will use memory locations in the stack.
- All values that are propagated from one rule to another (sub-expressions, ...) must be stored in the stack, whose address will be stored in *FP*.
- s1, s2, s3 will be used to compute the value to store or as a destination register for the value(s) to read. Technically, only 2 of these registers are mandatory, but you should be cautious if you try a 2-registers-only solution.
- In order to know if a given (temporary) operand should be read and/or written, use the is_read_only method of the Instruction class.

Figure 4.1 depicts the stack implementation for the RISCV machine, that follows the RISC-V calling convention (stack growing downwards, stack-pointer always 16-bytes aligned).

Following the convention that fp always stores the "begining of stack address", pushing the content of register *s*3 in the stack will be done following the steps:

- compute a new offset (call to the fresh_offset method).
- generate the following instruction:

⁵We suggest to use grep and find this class definition and this method somewhere in the library we provide.




Figure 4.1: Memory model for RISCV

```
sd s3, -offset*8(fp)
# sd = store double = 64-bits store
# -offset*8(fp) = memory location at address fp-offset*8
```

Getting back the value is similar.

EXERCISE #7 ► Manual translation

Complete the expected output for the following two statements (13/15 lines of RISCV code). The temporary temp_3 is located at -32(fp) and temp_4 is located at -40(fp):

```
int x, y;
x=4;
y=12+x
```

Listing 4.1: 'all in mem alloc for test_while2b.c'

```
##Generated code without prelude and postlude
         # (stat (assignment x = (expr (atom 4)));)
         # li temp_2, 4
        li s2, 4
         sd s2, -24(fp)
         # end li temp_2, 4
         # mv temp_1, temp_2
        ld s1, -24(fp)
        mv s2, s1
         sd s2, -16(fp)
         # end mv temp_1, temp_2
         # (stat (assignment y = (expr (expr (atom 12)) + (expr (atom x)))) ;)
         # li temp_3, 12
         # TODO 2 lines
         # end li temp_3, 12
         # add temp_4, temp_3, temp_1
         # TODO 4 lines
```

```
22
23
24  # end add temp_4, temp_3, temp_1
25  # mv temp_0, temp_4
26  # NOT TODO
```

EXERCISE #8 ► Implement

Now you are on your own to implement this code generation. The relevant file is TP04/AllInMemAllocator.py. Here are the main steps (less than 50 locs of PYTHON):

- 1. We have implemented for you an AllInMemAllocator.prepare() method. This method only maps each temporary to a new offset in memory (in a PYTHON dict), allowing you to use the method get_alloced_loc() on an Temporary used in the code.
- 2. Complete the method AllInMemAllocator.replace(old_instr) that takes as input a "3-address with temporaries" RISCV code and outputs a list of instructions as a replacement. For instance, each time we access a source operand, we have to load it from memory before, thus the replace should contain something like

```
# regxxx is the register used to hold the value between the load and
# the operation itself (one of s1, s2, s3).
# loc is the place in memory where the temporary is allocated (of
# the form Offset(..., fp), obtained with get_alloced_loc().
before.append(RiscV.ld(regxxx, loc))
```

The files you generate have to be tested with the RISCV simulator with the same script as before. **Of course, with "all-in-mem" allocation, tests that were "skipped" due to the lack of registers with the naive allocation should not be skipped any more.**

More tests Now that your compiler can deal with a large number of temporaries, make sure all features are heavily tested (the testsuite we provide is in no way sufficient).

4.6 Multiplicative Expressions (multiplication, division, modulo)

EXERCISE #9 ▶ 3-address code generation for multiplicative expressions

If not already done, extend your work to multiplicative expressions. Conventions for division and multiplication should be the same as in C: division is truncated toward zero, and modulo is such that (a/b) * b + a%b = a.

```
4/3 = 1 4\%3 = 1

(-4)/3 = -1 (-4)\%3 = -1

4/(-3) = -1 4\%(-3) = 1

(-4)/(-3) = 1 (-4)\%(-3) = -1
```

4.7 Delivery

This lab will be graded, but you have more than the habitual amount of time to finish it. Instructions will follow on Chamilo.

EXERCISE #10 ► Delivery - grading criteria

Python code and C testcases will be graded. We recall that your work is **personal (pairs are allowed)** and code copy from any source or sharing is **strictly forbidden**. As usual, upload an archive containing the whole MiniC directory (make tar does that for you).

Do not forget to edit README-gencode.md.

Evaluation criteria:

- Correctness of your code generator
- · Correctness of your allocator
- Correctness of the annotations (// EXPECTED, ...) in your test files.
- Coverage of your testsuite (on the MiniCCodeGen3AVisitor.py and SimpleAllocations.py source files)

```
\mathbf{c}
        dest <- fresh_tmp()</pre>
        code.add("li dest, c")
        return dest
  X
        \# get the temporary associated to x.
        reg <- symbol_table[x]</pre>
        return reg
e_1 + e_2
          t1 <- GenCodeExpr(e_1)</pre>
          t2 <- GenCodeExpr(e_2)
          dest <- fresh_tmp()</pre>
          code.add("add dest, t1, t2")
          return dest
e_1-e_2
          t1 <- GenCodeExpr(e_1)</pre>
          t2 <- GenCodeExpr(e_2)
          dest <- fresh_tmp()</pre>
          code.add("sub dest, t1, t2")
          return dest
 true
        dest <-fresh_tmp()</pre>
        code.add("li dest, 1")
        return dest
e_1 < e_2
        dest <- fresh_tmp()</pre>
        t1 <- GenCodeExpr(e1)</pre>
        t2 <- GenCodeExpr(e2)
        endrel <- new_label()</pre>
        code.add("li dest, 0")
        # if t1>=t2 jump to endrel
        code.add("bge endrel, t1, t2")
        code.add("li dest, 1")
        code.addLabel(endrel)
        return dest
```

Figure 4.2: 3@ Code generation for numerical or Boolean expressions

x = e	
X – C	
	dest <- GenCodeExpr(e)
	loc <- symbol_table[x]
	code.add("mv loc, dest")
S1; S2	
	# Just concatenate codes
	GenCodeSmt(S1)
	GenCodeSmt(S2)
if b then $S1$ else $S2$	
	<pre>lelse <- new_label()</pre>
	<pre>lendif <- new_label()</pre>
	t1 <- GenCodeExpr(b)
	#if the condition is false, jump to else
	code.add("beg lelse, t1, 0")
	GenCodeSmt(S1) # then
	code.add("j lendif")
	code.addLabel(lelse)
	GenCodeSmt(S2) # else
	code.addLabel(lendif)
while b do S done	
	<pre>ltest <- new_label()</pre>
	lendwhile <- new_label()
	code.addLabel(ltest)
	t1 <- GenCodeExpr(b)
	code.add("beq lendwhile, t1, 0")
	GenCodeSmt(S) # execute S
	code.add("j ltest") # and jump to the test
	code.addLabel(lendwhile) # else it is done.
	Conc. and Date (Committee) " Clot It 10 doller

Figure 4.3: 3@ Code generation for Statements