

| Courses: | Report |
|------------------|-------------------------------------|
| CE312 | TM2 - Modulo N Counter |
| Date: | 24/11/2020 |
| Students: | CELLARD Rémi - PIERSON-MAURY Damien |
| Subject: | Modulo N Counter |

1. Introduction

In this report, we'll see how we can create a modulo N with a custom bits counter with VHDL code and simulate it in Vivado.

2. Code of the modulo N counter component

All the code for the component and the testbench are included at the end of the report, in the Annexes 1 and 2.

It's also included in the Annex 3, the manual chronogram of the testbench and the chronogram who's simulated in the Vivado environment at the Annex 4.

Students: CELLARD Rémi - PIERSON-MAURY Damien



Annex 1 - Modulo N Counter code of the component

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity compteur N is
generic (
       C NB BIT COUNTER: integer;
       C MODULO: integer
);
port (
       clk: in STD LOGIC; -- clock signal
       rst: in STD LOGIC; -- reset signal
       enable: in STD LOGIC; -- enable signal
       max : out STD_LOGIC; -- bit overflow
       out count : out STD LOGIC VECTOR (C NB BIT COUNTER-1 downto 0)
       -- count signal
end entity;
architecture archcompteur of compteur N is
 signal maxtmp: STD LOGIC := '0';
 signal outtmp: STD LOGIC VECTOR (C_NB_BIT_COUNTER-1 downto 0) :=
(others = > '0');
 -- two signal for made operations on it - because we cant on out an in signal
 begin
       process(clk) -- active when event happen on signal clk
       begin
       if (clk'event and clk='1') then
       maxtmp \le '0';
       if rst='1' then
       outtmp \le (others = > '0');
       elsif (enable='1') then -- no reset, counter enable
       outtmp <= std logic vector(unsigned(outtmp)+ 1); -- add 1 to unsigned
       if (unsigned(outtmp) = (C MODULO-2)) then -- max is reach
       maxtmp \le '1';
       elsif(unsigned(outtmp) = (C MODULO-1)) then -- restart the counter
       outtmp <= (others=>'0');
       end if:
       end if:
       end if;
 end process;
       -- output assignment
       max \le maxtmp;
       out count <= outtmp;
end architecture;
```




Annex 2 - Testbench code for the Modulo 16 Counter component

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity tb compteur N is
end tb_compteur_N;
architecture tb of tb compteur N is
 constant C MODULO: integer := 10;
 constant C NB BIT COUNTER: integer:= 4;
 component compteur N
 generic (
       C NB BIT COUNTER: integer;
       C MODULO: integer
 );
port (
       clk: in STD LOGIC;
       rst: in STD LOGIC;
       enable: in STD LOGIC;
       max: out STD LOGIC; -- bit overflow
       out count : out STD LOGIC VECTOR (C NB BIT COUNTER-1 downto 0)
       -- le compteur temporaire
 );
 end component;
 signal clk tb, rst tb, enable tb, max tb: STD LOGIC;
 signal out_count_tb: STD_LOGIC_VECTOR (C_NB_BIT_COUNTER-1 downto 0);
begin
       compteur: compteur N generic map (C NB BIT COUNTER=>C NB BIT COUNTER,
C MODULO=>C MODULO) port map (clk=>clk tb, rst=>rst tb, enable=>enable tb,
max=>max tb, out count=>out count tb);
       clock 10mhz generation: process -- simulation of the clock signal
       begin
       clk tb \le 0';
       wait for 50 ns;
       clk tb <= '1';
       wait for 50 ns;
       end process;
       procreset: process -- simulation of the reset signal
       begin
       rst tb <= '1';
       wait for 100 ns; -- we maintain the rst tb signal on 100 ns
       rst tb \le 0';
       wait for 800ns;
```




```
rst tb <= '1';
        wait for 100 ns; -- we maintain the rst tb signal on 100 ns
        rst tb <= '0';
        wait for 300ns;
        rst_tb <= '1';
        wait for 200ns;
        rst tb \le 0';
        wait; -- puis on l'enlève définitivement
        end process;
        procenable: process -- simulation of the enable signal
        begin
        enable tb \le 11;
        wait for 325 ns;
        enable tb \le 0';
        wait for 75 ns;
        enable tb \le 11;
        wait for 800ns;
        enable tb \le 0';
        wait for 200 ns;
        enable tb \le 11;
        wait;
        end process;
end architecture;
```

Annex 3 - Manual chronogram of the Testbench



Annex 4 - Chronogram of the Testbench in Vivado after simulation



Students : CELLARD Rémi - PIERSON-MAURY Damien Page 4/4