

$$\omega = \frac{\partial \Phi}{\partial t} = \frac{2\pi}{T}$$






-every Period T the Physe accomilate 211

\* Voltage controled oscillator (VCO): Ve



- VCo efficiently Priviles oscillating waveform with Variable Frequency controled by Vc-



. Where wo is Free Synning Frequency "constant"

. K : gain of VCo [ (ad/sec. V]


- equation @ assumed that the Frequency word changes linearly with the controlled Voltage Vc which isn't always true especially for high frequencies.

-> VCo have a Cection large of controled voltages and frequencies [VI-> Vz , WI-> Wz] "Gounds"

## & Phase locked loop (PLL):

.PD: find difference "Compair" Phases of two sidnals

- . Reference: a Very Stable oscillator who has accurate Wree
- . LPF: Gemove noise, can be as simple as RC LPF
- . Divider: divides ontlat Frequency w. 64 N if we



want to charge wo insted of Paving area crystal, Can be set to one N=1 if no modification needed.

-so if the Phase error Perror is constant then the PLC will make W = Were


## - if the W is stable ... then why not use it in the First Place?


Lo the crystal has one Pre-defined Freq. we can't charle It directly, but using the PLL with the divider we can get any ratio of West by controlling N. W = N.W


or Zero

- The PLL can be implemented by XOR gate:

· as DO AT, the duits cycle of x AT







: the outlat of PD+LPF is linear with the offered ~: PD+LPF can be modeled using a Linear amplifor with gain Kpo ~s . Ve = Kpo. D Pour - PD works with only digital signals, if sin or cas convert them to state first. . We can drive an expression for the A Perror with Kpo 8 Kro to help us in the design: at steady state ·, V<sub>c</sub> = K<sub>PD</sub> · φ<sub>e</sub> → ○ .. W = W. + Kvc. Vc - 2) -> = W + K ( [ K P P ]  $\therefore \Phi_e = \frac{\omega_{out} - \omega_o}{K \times K} \qquad \bigcirc \quad \not \ll$ .. to get low to my Kpoff and Kucaff \* example: -at region @ Wes = w but there is a Phase difference Pe Reference VCO so at to Perf mit acts as a signal to the vco to Output Voont . Pe increas wy remember Vi= K. Pe - Pett Vitt witt -sat (egion 2) we can see that the slope of Pout is increasing this is because W is increasing, and it will continue to change untill the Pe becomes Zero of a desidned value of efa. sat (egion (3) Pe=o of a designed value, and as a result 2 0 the we is now back to the initial value. Notes: . at region @ at the beging even though w = w but the device went through region @ 8(3) this is because the PPL senses the Phase ecror only and at legion @ Pefo. .time PLL takes to achive Steady State is Called "Setting time" and here = E1-E.

. to make the LPF eject more noise we need to decrease it's bandwidth "Bw=fc= 1 " arrice"	
So increase RCT, but as a result 2=12011 which regults to slow setting time "treadoff"	
. If noise ocures and the Jain of VCo is high Kuctt to get Pel, it will be senstive to Small variations	
of noise - then there in be unstability. " trade off"	
Scanned with CamScanner	