



★ What is Phase?

$$\rightarrow \phi = \int \omega dt \quad \rightarrow \omega = \frac{\partial \phi}{\partial t} = \frac{2\pi}{T}$$



→ every Period T the phase accumulate 2π



★ Voltage controlled oscillator (VCO):



→ VCO efficiently provides oscillating waveform with Variable Frequency controlled by V_c .

$$\rightarrow \omega_{out} = \omega_0 + K_{VCO} \cdot V_c \quad (1)$$



• where ω_0 is Free running Frequency "constant"


• K_{VCO} : gain of VCO [rad/sec.V]

→ equation (1) assumed that the Frequency ω_{out} changes linearly with the controlled voltage V_c which isn't always true especially for high frequencies.

→ VCO have a certain range of controlled voltages and frequencies $[V_1 \rightarrow V_2, \omega_1 \rightarrow \omega_2]$ "bands"

Phase locked loop (PLL):

- PD: find difference "Compare" Phases of two signals
- Reference: a very stable oscillator who has accurate ω_{ref}
- LPF: remove noise, can be as simple as RC LPF
- Divider: divides output frequency ω_o by N if we



want to change ω_o instead of paying a new crystal, can be set to one $N=1$ if no modification needed.

→ $\Phi_{ref} - \Phi_{out} = \Phi_{error}$ ← target $\Phi_{error} \downarrow$, note Φ_{error} needs to be constant.

∴ $\frac{\partial \Phi_{ref}}{\partial t} - \frac{\partial \Phi_{out}}{\partial t} = \frac{\partial \Phi_{error}}{\partial t}$

∴ $\omega_{ref} = \omega_{out}$ ← only if $\frac{\partial \Phi_{error}}{\partial t} = 0$

→ so if the phase error Φ_{error} is constant then the PLL will make $\omega_{out} = \omega_{ref}$

→ if the ω_{ref} is stable ... then why not use it in the first place?

↳ the crystal has one pre-defined freq. we can't change it directly, but using the PLL with the divider we can get any ratio of ω_{ref} by controlling N . $\omega_{out} = N \cdot \omega_{ref}$

→ The PLL can be implemented by XOR gate:


• as $\Delta\phi \uparrow$, the duty cycle of $x_{out} \uparrow$




• x_{21} is phase shifted from x_1 by $\frac{\pi}{2} \rightarrow \Delta\phi = \frac{\pi}{2}$

• x_{23} ← Flipped

• x_{23} → 2π or zero




after PD




• $\bar{x}_{21} = \frac{1}{2} V_{DD}$

• $\bar{x}_{21} = V_{DD}$

• $\bar{x}_{23} = 0$



after LPF



\therefore the output of PD+LFF is linear with the $\Delta\phi_{error} \leadsto \therefore$ PD+LFF can be modeled using a Linear amplifier

with gain $K_{PD} \leadsto \phi_{error} \xrightarrow{K_{PD}} V_c \leadsto \therefore V_c = K_{PD} \cdot \Delta\phi_{error}$

\leadsto PD works with only digital signals, if sin or cos convert them to square first.

• we can drive an expression for the $\Delta\phi_{error}$ with K_{PD} & K_{VCO} to help us in the design: at steady state


$$\therefore V_c = K_{PD} \cdot \phi_e \rightarrow (1)$$

$$\therefore \omega_{out} = \omega_o + K_{VCO} \cdot V_c \rightarrow (2)$$

$$\rightarrow \therefore \omega_{out} = \omega_o + K_{VCO} [K_{PD} \phi_e]$$

$$\therefore \phi_e = \frac{\omega_{out} - \omega_o}{K_{PD} K_{VCO}} \quad (1) \quad \neq$$

\therefore to get low $\phi_e \leadsto K_{PD} \uparrow \uparrow$ and $K_{VCO} \uparrow \uparrow$




• example:

\rightarrow at region (1) $\omega_{ref} = \omega_{out}$ but there is a phase difference ϕ_e

so at t_0 $\phi_e \uparrow \uparrow \leadsto$ it acts as a signal to the VCO to

increase ω_{out} (remember $V_c = K_{PD} \cdot \phi_e \leadsto \phi_e \uparrow \uparrow V_c \uparrow \uparrow \omega_{out} \uparrow \uparrow$)



\rightarrow at region (2) we can see that the slope of ϕ_{out} is increasing

this is because ω_{out} is increasing, and it will continue to change

until the ϕ_e becomes zero or a designed value of eq (1).



\rightarrow at region (3) $\phi_e = 0$ or a designed value, and as a result

the ω_{out} is now back to the initial value.

Notes: • at region (1) at the begin even though $\omega_{out} = \omega_{ref}$ but the device went through region (2) & (3)

this is because the PLL senses the phase error only and at region (1) $\phi_e \neq 0$.

• time PLL takes to achieve steady state is called "setting time" and here $= t_1 - t_0$.

• to make the LPF reject more noise we need to decrease its bandwidth " $BW = f_c = \frac{1}{2\pi RC}$ "

so increase $RC \uparrow$, but as a result $\tau = RC \uparrow \uparrow$ which results to slow settling time "tradeoff"

• if noise occurs and the gain of VCO is high $K_{vco} \uparrow \uparrow$ to get ϕ_{fb} , it will be sensitive to small variations of noise \rightarrow then there'll be instability. "tradeoff"