


D 8.1 Using two matched MOS transistors with $W/L = 10$, $k'_n = 400 \mu\text{A/V}^2$, and $V_{tn} = 0.5 \text{ V}$, design the circuit in Fig. 8.1 to provide $I_o = 80 \mu\text{A}$. Assume $V_{DD} = 1.8 \text{ V}$ and neglect the effect of channel-length modulation. Specify the value required for R and the minimum value that V_o can have while Q_2 still operates in saturation.



$$I_{REF} = I_o = 80 \mu\text{A} = 0.08 \text{ mA}$$

→ design: $R = ?$

$$\therefore V_{DD} - I_{REF} R - V_{GS} = 0$$

$$\therefore 1.8 - 0.08 R - V_{GS} = 0 \rightarrow \textcircled{1}$$

$$\rightarrow \therefore I = \frac{1}{2} k'_n \left(\frac{W}{L}\right) (V_{ov})^2$$

$$\therefore 80 \mu\text{A} = \frac{1}{2} (400 \mu\text{A/V}^2) (10) (V_{ov})^2$$

$$\therefore V_{ov} = 0.2 \text{ V} = V_{GS} - V_t$$

$$\therefore V_{GS} = 0.2 + 0.5 = 0.7 \text{ V}$$

$$\rightarrow \therefore \textcircled{1} \rightarrow 1.8 - 0.08 R - 0.7 = 0$$


$$\therefore R = 13.75 \text{ k}\Omega$$

→ V_o while Q_2 is in saturation

$$V_{DS_{Min}} = V_{ov} = 0.2 \text{ V}$$

$$\therefore V_o = V_{DS}$$


$$\therefore V_o = 0.2 \text{ V}_{Min}$$





VE 8.1

8.2 For $V_{DD} = 1.2$ V and using $I_{REF} = 10$ μ A, it is required to design the circuit of Fig. 8.1 to obtain an output current whose nominal value is 60 μ A. Find R and W_2 if Q_1 and Q_2 have equal channel lengths of 0.4 μ m, $W_1 = 1$ μ m, $V_t = 0.4$ V, and $k'_n = 400$ μ A/V². What is the lowest possible value of V_O ? Assuming that for this process technology, the Early voltage $V'_A = 6$ V/ μ m, find the output resistance of the current source. Also, find the change in output current resulting from a +0.2-V change in V_O .



$$I_{REF} = 10 \mu A = 0.01 \text{ mA}, \quad I_O = 60 \mu A = 0.06 \text{ mA}, \quad W_2 = ?, \quad L_2 = ?, \quad L_1 = L_2 = 0.4 \mu m, \quad W_1 = 1 \mu m$$

→ design: W_2 ? L_2 ?

$$\rightarrow V_{DD} - I_{REF} R - V_{GS} = 0$$

$$\therefore 1.2 - 0.01 R - V_{GS} = 0 \rightarrow \textcircled{1}$$

$$\rightarrow I_{REF} = \frac{1}{2} K'_n \left(\frac{W}{L} \right)_1 (V_{OV})^2$$

$$\therefore 10 \mu = \frac{1}{2} (400 \mu) \left(\frac{1}{0.4} \right) (V_{OV})^2$$

$$\therefore V_{OV} = 0.14 \text{ V} = V_{GS} - V_t$$

$$\therefore V_{GS} = 0.14 + 0.4 = 0.54 \text{ V}$$

$$\textcircled{1} \rightarrow 1.2 - 0.01 R - 0.54 = 0$$

$$\therefore R = 66 \text{ k}\Omega$$

$$\rightarrow r_o = ? \quad V'_A = 6 \text{ V}/\mu m$$

$$r_o = \frac{V_A}{I_O} = \frac{V'_A L_2}{I_O} = \frac{6 (0.4)}{0.06} \rightarrow \therefore r_o = 40 \text{ k}\Omega$$

$$\rightarrow \Delta I = ? \quad \text{when } \Delta V = 0.2 \text{ V}$$

$$\therefore \frac{\Delta I}{\Delta V} = \frac{1}{r_o} \rightarrow \therefore \frac{\Delta I}{0.2} = \frac{1}{40} \rightarrow \therefore \Delta I = 5 \mu A$$

$$\therefore I_O = \frac{1}{2} K'_n \left(\frac{W}{L} \right)_2 (V_{OV})^2$$

$$\therefore 60 \mu = \frac{1}{2} (400 \mu) \left(\frac{W_2}{0.4} \right) (0.14)^2$$

$$\therefore W_2 = 6.12 \mu m$$

"or"


$$\therefore \frac{I_O}{I_{REF}} = \frac{(W_2/L_2)}{(W_1/L_1)}$$

$$\therefore \frac{60}{10} = \frac{W_2}{1}$$

$$\therefore W_2 = 6 \mu m$$



D 8.3 Using $V_{DD} = 1.8$ V and a pair of matched MOSFETs, design the current-source circuit of Fig. 8.1 to provide an output current of $150\text{-}\mu\text{A}$ nominal value. To simplify matters, assume that the nominal value of the output current is obtained at $V_O \simeq V_{GS}$. The circuit must operate for V_O in the range of 0.3 V to V_{DD} and the change in I_O over this range must be limited to 10% of the nominal value of I_O . Find the required value of R and the device dimensions. For the fabrication-process technology used, $\mu_n C_{ox} = 400\text{ }\mu\text{A/V}^2$, $V_A' = 10\text{ V}/\mu\text{m}$, and $V_t = 0.5$ V.



$$I_O = 150\text{ }\mu\text{A} = 0.15\text{ mA}$$

$$\textcircled{1} \quad V_O = V_{GS} = V_{D2} \quad 0.3 < V_O < V_{DD}^{1.8}$$

$$\Delta I_O < \frac{10}{100} (150)$$

$$\Delta I_O < 15\text{ }\mu\text{A}$$

→ Design: $R = ?$ $W = ?$ $L = ?$

$$1.8 - I_{REF} R - V_{GS} = 0 \quad \text{assume } Q_1, Q_2 \text{ matched}$$

$$\therefore 1.8 - 0.15 R - V_{GS} = 0 \rightarrow \textcircled{1}$$

$$\rightarrow I_D = \frac{1}{2} k_n' \left(\frac{W}{L} \right) (V_{OV})^2$$

$$\therefore 150 = \frac{1}{2} (400) \left(\frac{W}{L} \right) (V_{OV})^2 \rightarrow \textcircled{2}$$

$$\rightarrow \therefore V_O = V_{DS} \quad \therefore V_{O_{min}} = 0.3 \rightarrow \therefore V_{DS_{min}} = 0.3$$

$$\therefore V_{DS_{min}} = V_{OV} \rightarrow \therefore V_{OV} = 0.3$$

$$\rightarrow \therefore V_O = V_{DS} \rightarrow \therefore 0.3 < V_{DS} < 1.8 \rightarrow \therefore \Delta V_{DS} = 1.5\text{ V}$$

$$\rightarrow \Delta I_D = 15\text{ }\mu\text{A} = 0.015\text{ mA}$$

$$\therefore r_o = \frac{1}{\text{slope}} = \frac{\Delta V_D}{\Delta I_D} \rightarrow \therefore r_o = \frac{1.5}{0.015} = 100\text{ k}\Omega$$

$$\rightarrow \therefore r_o = \frac{V_A}{I_O} = \frac{V_A' L_O}{I_O} \rightarrow \therefore 100\text{ k} = \frac{(10/\mu\text{m})(L_O)}{15\text{ }\mu\text{A}} \rightarrow \therefore L = 1.5\text{ }\mu\text{m}$$

$$\textcircled{2} \quad 150\text{ }\mu\text{A} = \frac{1}{2} (400\text{ }\mu\text{A/V}^2) \left(\frac{W}{1.5\text{ }\mu\text{m}} \right) (0.3)^2 \rightarrow \therefore W = 12.5\text{ }\mu\text{m}$$


or more practically - including channel length effect:

$$150\text{ }\mu\text{A} = \frac{1}{2} (400\text{ }\mu\text{A/V}^2) \left(\frac{W}{1.5\text{ }\mu\text{m}} \right) (0.3)^2 (1 + \lambda V_{DS})$$

$$\therefore V_{DS} = V_{GS} = V_{OV} + V_t = 0.3 + 0.5 = 0.8\text{ V}$$

$$\therefore \lambda = \frac{1}{V_A} = \frac{1}{V_A' L} = \frac{1}{10(1.5)} = \frac{1}{15}$$

$$\textcircled{1} \quad 1.8 - 0.15 R - 0.8 = 0 \rightarrow \therefore R = 6.67\text{ k}\Omega$$



$$\therefore 150\text{ }\mu\text{A} = \frac{1}{2} (400\text{ }\mu\text{A/V}^2) \left(\frac{W}{1.5\text{ }\mu\text{m}} \right) (0.3)^2 \left(1 + \frac{0.8}{15} \right) \rightarrow \therefore W = 11.86\text{ }\mu\text{m}$$

8.6 For the current-steering circuit of Fig. P8.6, find I_o in terms of I_{REF} and device W/L ratios.




Figure P8.6

$$\therefore \frac{I_{D2}}{I_{REF}} = \frac{(W/L)_2}{(W/L)_1} \rightarrow (1)$$

$$\therefore I_{D2} = I_{D3}$$

$$\therefore \frac{I_{D4}}{I_{D3}} = \frac{(W/L)_4}{(W/L)_3} = \frac{I_o}{I_{D2}} \rightarrow (2)$$

$$\therefore \frac{I_o}{I_{REF}} \cdot \frac{I_{REF}}{I_{D2}} = \frac{(W/L)_4}{(W/L)_3} \cdot \frac{(W/L)_2}{(W/L)_1} \rightarrow \therefore \frac{I_o}{I_{REF}} = \frac{(W/L)_4}{(W/L)_3} \cdot \frac{(W/L)_2}{(W/L)_1}$$

D 8.7 The current-steering circuit of Fig. P8.7 is fabricated in a CMOS technology for which $\mu_n C_{ox} = 400 \mu\text{A}/\text{V}^2$, $\mu_p C_{ox} = 100 \mu\text{A}/\text{V}^2$, $V_{tn} = 0.5 \text{ V}$, $V_{tp} = -0.5 \text{ V}$, $V_{An} = 6 \text{ V}/\mu\text{m}$, and $|V_{Ap}| = 6 \text{ V}/\mu\text{m}$. If all devices have $L = 0.5 \mu\text{m}$, design the circuit so that $I_{REF} = 20 \mu\text{A}$, $I_2 = 80 \mu\text{A}$, $I_3 = I_4 = 50 \mu\text{A}$, and $I_5 = 100 \mu\text{A}$. Use the minimum possible device widths needed to operate the current source Q_2 with voltages at its drain as high as $+0.8 \text{ V}$ and to operate the current sink Q_5 with voltages at its drain as low as -0.8 V . Specify the widths of all devices and the value of R . Find the output resistance of the current source Q_2 and the output resistance of the current sink Q_5 .




Figure P8.7

$$L_1 = L_2 = L_3 = L_4 = L = 0.5 \mu\text{m}$$

$$I_{REF} = 20 \mu\text{A} = 0.02 \text{ mA}$$

$$I_2 = 80 \mu\text{A} = 0.08 \text{ mA}$$

$$I_3 = I_4 = 50 \mu\text{A} = 0.05 \text{ mA}$$

$$I_5 = 100 \mu\text{A} = 0.1 \text{ mA}$$

$$\text{W11 @ } Q_2 \text{ C.S. } V_{d2} = 0.8 \text{ V} \quad Q_5 \text{ C-Sink } V_{d5} = -0.8 \text{ V}$$

$$\rightarrow R = ? \quad W = ? \quad r_{o2} ? \quad r_{o5} ?$$

need to obtain V_{ov} from above conditions

$$\text{For PMOS } V_{SD} = V_{ov} \quad (Q_2)$$

$$\therefore V_{SD} = V_S - V_D$$

$$\therefore V_{SD} = 1 - 0.8 = 0.2$$

$$\therefore V_{ov2} = 0.2 = V_{ov1} = V_{ov3} \quad (\text{same } V_{GS})$$

$$\therefore Q_1:$$

$$I_{D1} = \frac{1}{2} K_p' \left(\frac{W}{L} \right)_1 (V_{ov1})^2$$

$$\therefore 20 = \frac{1}{2} (100 \mu) \left(\frac{W_1}{0.5 \mu} \right) (0.2)^2$$

$$\therefore W_1 = 5 \mu\text{m}$$

$$\therefore Q_3:$$

$$I_{D3} = \frac{1}{2} K_p' \left(\frac{W}{L} \right)_3 (V_{ov3})^2$$

$$\therefore 50 \mu = \frac{1}{2} (100 \mu) \left(\frac{W_3}{0.5 \mu} \right) (0.2)^2$$

$$\therefore W_3 = 12.5 \mu\text{m}$$

same for Q_4, Q_5

$$(Q_5) \text{ NMOS } V_{DS} = V_{ov}$$

$$\therefore V_{DS} = V_D - V_S$$

$$\therefore V_{DS} = -0.8 - (-1) = 0.2$$

$$\therefore V_{ov5} = 0.2 \text{ V} = V_{ov4} \quad (\text{same } V_{GS})$$

$$\therefore Q_2:$$

$$\therefore \frac{I_2}{I_{REF}} = \frac{(W/L)_2}{(W/L)_1} \rightarrow \therefore \frac{80}{20} = \frac{W_2}{5}$$

$$\therefore W_2 = 20 \mu\text{m}$$

$$R = ?$$

$$\rightarrow 1 - V_{SG} - I_{REF} R = 0$$

$$\therefore V_{SG} = V_{ov} + V_t$$

$$\therefore V_{SG} = 0.2 + (0.5)$$

$$\therefore V_{SG} = 0.7$$

$$\therefore R = 15 \text{ k}\Omega$$

$$r_{o2} ? \quad r_{o5} ?$$

$$\rightarrow r_{o2} = \frac{V_A}{I_2} = \frac{V_{A1}}{I_2} = \frac{6(0.5)}{80 \mu}$$

$$\therefore r_{o2} = 37.5 \text{ k}\Omega$$

Same for r_{o5} ✓