Name: Eslam omar mohamed mohamed

No: 51

## Lab 1

# ALU 32 bit

## **ALU Code:**

```
C:/altera/12.1/modelsim_ase/yyyy.v (/testbench/alu) - Default
 Ln#
     module ALU (
 2
      //inputs
      input [31:0]a,
input [31:0]b,
input [2:0]f,
 3
 4
 5
 6
      //outputs
      output [31:0]y,
 8
      output zero
 9
 10
      reg [31:0]x;
 11
      reg z;
 12
      // y output
 13
 14
 15
      always @(*)
 16
      case(f)
 17
      0: x=a&b;
 18
      1: x=a|b;
 19
      2: x=a+b;
 20
      6: x=a-b;
      7: x=(a<b)?'h00000001:'h00000000;
 21
 22
      default : $display("Error in control signal");
 23
      endcase
 24
      //zero flag
 25
 26
      always@(*)
      if (x=='h00000000)
 27
 28
      assign z=1;
      else
 29
 30
      assign z=0;
 31
 32
      assign zero=z;
      assign y=x;
 34
      endmodule
 35
```

## Test bench code:

```
C:/altera/12.1/modelsim_ase/alu.v (/testbench) - Default =
 Ln#
      module testbench();
       //memory file reg
reg [103:0] Mem [0:20];
integer PC;  //counter for memory swap
      //
//inputs
reg [31:0]a;
reg [31:0]b;
reg [2:0]f;
 9
       //outputs
wire [31:0]y;
wire zero;
 12
 14
       ALU alu (.a(a), .b(b), .f(f), .y(y), .zero(zero));
 16
17
18
19
       //
initial $readmemh("data1.txt", Mem);
 20
       initial begin
       for (PC=0;PC<21;PC=PC+1) begin
       23
 24
 25
26
27
28
      //print the test case vector
       $display("%d: Operation=%h A=%h B=%h Y=%h zero=%h",PC,Mem[PC][102:100],Mem[PC][99:68],Mem[PC][67:36],Mem[PC][35:4],Mem[PC][0:0]);
 30
 31
       // check the correct input
 32
33
             if((y==Mem[PC][35:4])&(zero==Mem[PC][0:0]))
 34
35
             $display("correct");
             else
            $display("wrong");
 37
38
            end
 39
       end
 40
       endmodule
 42
```

### **Test wave:**











