



Title: *Block Diagram*		Version: *1.0.1*	
Board: *Zest_Core_FMLR-72*		Size: *A4*	
Project: *6TRON*		Sheet: *1* of *5*	
Author: *SGA*	Date modified: *29/05/2023*		


CATIE
CC BY 4.0





Title: *Interconnect*		Version: *1.0.1*	
Board: *Zest_Core_FMLR-72*		Size: *A4*	
Project: *6TRON*		Sheet: *2 of 5*	
Author: *SGA*	Date modified: *31/05/2023*		


CATIE

CC BY 4.0











Title: *Power Supply*		Version: *1.0.1*	
Board: *Zest_Core_FMLR-72*		Size: *A4*	
Project: *6TRON*		Sheet: *3 of 5*	
Author: *SGA*	Date modified: *30/05/2023*		

CATIE
CC BY 4.0



Title: *Micro*		Version: *1.0.1*	CATIE
Board: *Zest_Core_FMLR-72*		Size: *A3*	
Project: *6TRON*		Sheet: *4 of 5*	CC BY 4.0
Author: *SGA*	Date modified: *20/06/2023*		



Title: *USB*		Version: *1.0.1*	CATIE
Board: *Zest_Core_FMLR-72*		Size: *A4*	
Project: *6TRON*		Sheet: *5* of *5*	CC BY 4.0
Author: *SGA*	Date modified: *29/05/2023*		