{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":173970627,"defaultBranch":"esp-1.80.0.0","name":"rust","ownerLogin":"esp-rs","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2019-03-05T15:19:46.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/46717278?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1721646736.0","currentOid":""},"activityList":{"items":[{"before":null,"after":"1b259e0b8b2129dd3d62819a32f6d9b287e6b86c","ref":"refs/heads/esp-1.80.0.0","pushedAt":"2024-07-22T11:12:16.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":"d3bb08779527ebf644f24be07dca08485c86051a","after":"bcc9c0e3eb0bfbed99ce6ec96420ddc8dce213e4","ref":"refs/heads/xtensa-vaargs","pushedAt":"2024-07-17T09:14:46.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Remove useless unstable attribute","shortMessageHtmlLink":"Remove useless unstable attribute"}},{"before":"dc02d76ab0b51ec39368dc9b50f923c3307e2411","after":"d3bb08779527ebf644f24be07dca08485c86051a","ref":"refs/heads/xtensa-vaargs","pushedAt":"2024-07-10T12:59:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"add xtensa arch to check-cfg list in core lib","shortMessageHtmlLink":"add xtensa arch to check-cfg list in core lib"}},{"before":null,"after":"dc02d76ab0b51ec39368dc9b50f923c3307e2411","ref":"refs/heads/xtensa-vaargs","pushedAt":"2024-07-10T09:57:26.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add a custom lowering of vaarg for xtensa.\n\nLLVM does not include an implementation of the va_arg instruction for\nXtensa. From what I understand, this is a conscious decision and\ninstead language frontends are encouraged to implement it themselves.\nThe rationale seems to be that loading values correctly requires\nlanguage and ABI-specific knowledge that LLVM lacks.\n\nThis is true of most architectures, and rustc already provides\nimplementation for a number of them. This commit extends the support to\ninclude Xtensa.\n\nSee https://lists.llvm.org/pipermail/llvm-dev/2017-August/116337.html\nfor some discussion on the topic.\n\nUnfortunately there does not seem to be a reference document for the\nsemantics of the va_list and va_arg on Xtensa. The most reliable source\nis the GCC implementation, which this commit tries to follow. Clang also\nprovides its own compatible implementation.\n\nThis was tested for all the types that rustc allows in variadics.","shortMessageHtmlLink":"Add a custom lowering of vaarg for xtensa."}},{"before":null,"after":"e60d664335cf0d09f4139712830581271982c403","ref":"refs/heads/esp-1.79.0.0","pushedAt":"2024-06-11T12:27:21.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":"7d63304c0b4d934170c344264146587e5512420d","after":"12ef15c8c21f36f93285f654fc08060e6206e695","ref":"refs/heads/esp-master-1d0e4afd4ca","pushedAt":"2024-05-21T09:51:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"misc fixes","shortMessageHtmlLink":"misc fixes"}},{"before":null,"after":"7d63304c0b4d934170c344264146587e5512420d","ref":"refs/heads/esp-master-1d0e4afd4ca","pushedAt":"2024-05-21T09:20:58.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":"fa06b38bb6e30cb1cad12a5a3358a855c2c67516","after":"27aaf29f720afdb7696cee701f1f67525cf74349","ref":"refs/heads/esp-1.78.0.0","pushedAt":"2024-04-30T21:15:00.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":null,"after":"fa06b38bb6e30cb1cad12a5a3358a855c2c67516","ref":"refs/heads/esp-1.78.0.0","pushedAt":"2024-04-30T15:02:25.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":"9b0cbe37721de63ac96896f522faad0d8c31ddd3","after":null,"ref":"refs/heads/remove-old-files","pushedAt":"2024-03-19T00:17:54.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"}},{"before":"aba4bf6fee242870c46b26412c762d15058e77a4","after":"9b0cbe37721de63ac96896f522faad0d8c31ddd3","ref":"refs/heads/remove-old-files","pushedAt":"2024-03-18T19:24:44.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Remove redundant files, rename base risc32 file","shortMessageHtmlLink":"Remove redundant files, rename base risc32 file"}},{"before":null,"after":"aba4bf6fee242870c46b26412c762d15058e77a4","ref":"refs/heads/remove-old-files","pushedAt":"2024-03-18T17:40:13.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Remove redundant files, rename base risc32 file","shortMessageHtmlLink":"Remove redundant files, rename base risc32 file"}},{"before":null,"after":"51e046c4e1b1df8574abce5d618b2e303673b2a5","ref":"refs/heads/esp32p4-espidf","pushedAt":"2024-03-18T17:27:34.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add riscv32imafc-esp-espidf target for the ESP32-P4.","shortMessageHtmlLink":"Add riscv32imafc-esp-espidf target for the ESP32-P4."}},{"before":null,"after":"424037dcb6937656992747c4bbff310c40061498","ref":"refs/heads/esp-1.77.0.0","pushedAt":"2024-03-18T16:32:12.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":null,"after":"88269fa9ed1d862991d52315f6d76d064407a5c0","ref":"refs/heads/esp-1.76.0.1","pushedAt":"2024-02-09T16:54:10.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":null,"after":"757d76c64d5659f810b3544f8061ffac6b627e6b","ref":"refs/heads/esp-1.76.0.0","pushedAt":"2024-02-05T17:17:23.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":"43ce53375c976ad31629282e17ca7861c0d23a2c","after":null,"ref":"refs/heads/esp32p4-espidf","pushedAt":"2024-01-09T09:08:07.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"}},{"before":null,"after":"43ce53375c976ad31629282e17ca7861c0d23a2c","ref":"refs/heads/esp32p4-espidf","pushedAt":"2024-01-08T12:54:21.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add riscv32imafc-esp-espidf target for the ESP32-P4.","shortMessageHtmlLink":"Add riscv32imafc-esp-espidf target for the ESP32-P4."}},{"before":null,"after":"8edb9b87e75769a7656750176d5cad285229a789","ref":"refs/heads/esp-1.75.0.0","pushedAt":"2024-01-02T12:59:17.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":"76790abc47f1fce226c945e8cce2b26c50bfe6d4","after":"bd7263c4d3bb7da94fe32bffc2592d82523f45a8","ref":"refs/heads/rv32-tier-2","pushedAt":"2023-12-18T11:18:00.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Promote `riscv32{im|imafc}` targets to tier 2","shortMessageHtmlLink":"Promote riscv32{im|imafc}
targets to tier 2"}},{"before":"e639e6b7467bcddc301a8891fc0dbdb3e714383c","after":"76790abc47f1fce226c945e8cce2b26c50bfe6d4","ref":"refs/heads/rv32-tier-2","pushedAt":"2023-12-07T13:41:56.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Promote `riscv32{im|imafc}` targets to tier 2","shortMessageHtmlLink":"Promote riscv32{im|imafc}
targets to tier 2"}},{"before":null,"after":"e639e6b7467bcddc301a8891fc0dbdb3e714383c","ref":"refs/heads/rv32-tier-2","pushedAt":"2023-12-07T12:05:11.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Promote `riscv32{im|imafc}` targets to tier 2","shortMessageHtmlLink":"Promote riscv32{im|imafc}
targets to tier 2"}},{"before":"8a7a5f1aaca687ae918c6edb7edd442739d989bf","after":"1a7b610da35f23a758498942a3a71e34ab0d32d2","ref":"refs/heads/riscv3264imafc-unknown-none-elf","pushedAt":"2023-12-05T11:06:13.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add riscv32 imafc bare metal target\n\n- riscv32imac-unknown-none-elf\n- Add platform support docs for rv32","shortMessageHtmlLink":"Add riscv32 imafc bare metal target"}},{"before":null,"after":"98053514f4ed7df16235ada9b89beeee59e1a747","ref":"refs/heads/esp-1.74.0.1","pushedAt":"2023-12-01T11:05:00.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add a custom lowering of vaarg for xtensa.\n\nLLVM does not include an implementation of the va_arg instruction for\nXtensa. From what I understand, this is a conscious decision and\ninstead language frontends are encouraged to implement it themselves.\nThe rationale seems to be that loading values correctly requires\nlanguage and ABI-specific knowledge that LLVM lacks.\n\nThis is true of most architectures, and rustc already provides\nimplementation for a number of them. This commit extends the support to\ninclude Xtensa.\n\nSee https://lists.llvm.org/pipermail/llvm-dev/2017-August/116337.html\nfor some discussion on the topic.\n\nUnfortunately there does not seem to be a reference document for the\nsemantics of the va_list and va_arg on Xtensa. The most reliable source\nis the GCC implementation, which this commit tries to follow. Clang also\nprovides its own compatible implementation.\n\nThis was tested for all the types that rustc allows in variadics.","shortMessageHtmlLink":"Add a custom lowering of vaarg for xtensa."}},{"before":"4d7b4a40ac445b3388ef503f2f8feacdf9de5d87","after":"8a7a5f1aaca687ae918c6edb7edd442739d989bf","ref":"refs/heads/riscv3264imafc-unknown-none-elf","pushedAt":"2023-11-27T12:27:47.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add riscv32 imafc bare metal target\n\n- riscv32imac-unknown-none-elf\n- Add platform support docs for rv32","shortMessageHtmlLink":"Add riscv32 imafc bare metal target"}},{"before":"c7ab0a9a68af607eea89fa758666ef87c3165018","after":"4d7b4a40ac445b3388ef503f2f8feacdf9de5d87","ref":"refs/heads/riscv3264imafc-unknown-none-elf","pushedAt":"2023-11-27T12:13:53.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add riscv32 imafc bare metal target\n\n- riscv32imac-unknown-none-elf\n- Add platform support docs for rv32","shortMessageHtmlLink":"Add riscv32 imafc bare metal target"}},{"before":"7a3a687e9808a50cd0e5b0f0aa6235321d7170e7","after":"c7ab0a9a68af607eea89fa758666ef87c3165018","ref":"refs/heads/riscv3264imafc-unknown-none-elf","pushedAt":"2023-11-27T11:45:30.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add riscv32 imafc bare metal target\n\n- riscv32imac-unknown-none-elf\n- Add platform support docs for rv32","shortMessageHtmlLink":"Add riscv32 imafc bare metal target"}},{"before":"86d2722ad77d35c2d50950a3ffb35bcaf7938e9f","after":"7a3a687e9808a50cd0e5b0f0aa6235321d7170e7","ref":"refs/heads/riscv3264imafc-unknown-none-elf","pushedAt":"2023-11-27T11:38:05.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add riscv32 imafc bare metal target\n\n- riscv32imac-unknown-none-elf\n- Add platform support docs for rv32","shortMessageHtmlLink":"Add riscv32 imafc bare metal target"}},{"before":null,"after":"bd6bb31df5572450b7b27852c020838a9d452cd8","ref":"refs/heads/esp-1.74.0.0","pushedAt":"2023-11-15T12:16:55.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Create issue_handler.yml","shortMessageHtmlLink":"Create issue_handler.yml"}},{"before":"8cd3f634be0c962899fe9fa489ee5503115dc34a","after":"86d2722ad77d35c2d50950a3ffb35bcaf7938e9f","ref":"refs/heads/riscv3264imafc-unknown-none-elf","pushedAt":"2023-11-13T12:44:45.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MabezDev","name":"Scott Mabin","path":"/MabezDev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6977289?s=80&v=4"},"commit":{"message":"Add riscv imafc bare metal targets\n\n- riscv32imac-unknown-none-elf\n- riscv64imac-unknown-none-elf","shortMessageHtmlLink":"Add riscv imafc bare metal targets"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEha5xxwA","startCursor":null,"endCursor":null}},"title":"Activity ยท esp-rs/rust"}