r-type instructions

add/and/or/slt/sub rd, rs, rt

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
000000				00000	

funct field:

add: 100000and: 100100or: 100101slt: 101010sub: 100010

i-type instructions

lw/sw rt, imm(\$rs)

beg rs, rt, imm

op	rs	rt	immediate
6 bits	5 bits	5 bits	16 bits

op field:

lw: 101011sw: 100011

• beq: 000100 (immediate is the number of instructions beyond the next one)

j-type instructions

op	target address
6 bits	26 bits
000010	

The target address field is the actual address divided by 4.