# Chapter 2: Data Manipulation

Computer Science: An Overview Eleventh Edition

by J. Glenn Brookshear

Addison-Wesler is an imprint of PEARSON

Copyright © 2012 Pearson Education, Inc.

# **Chapter 2: Data Manipulation**

- 2.1 Computer Architecture
- 2.2 Machine Language
- 2.3 Program Execution
- 2.4 Arithmetic/Logic Instructions
- 2.5 Communicating with Other Devices
- 2.6 Other Architectures

Copyright © 2012 Pearson Education, Inc.

)-2

# **Computer Architecture**

- Central Processing Unit (CPU) or processor
  - Arithmetic/Logic unit versus Control unit
  - Registers
    - General purpose
    - Special purpose
- Bus
- Motherboard

Copyright © 2012 Pearson Education, Inc.

0-3

# Figure 2.1 CPU and main memory connected via a bus Central processing unit Arithmetic/logic Register unit Unit Bus Control Unit Registers Copyright © 2012 Pearson Education, Inc.

### **Stored Program Concept**

A program can be encoded as bit patterns and stored in main memory. From there, the CPU can then extract the instructions and execute them. In turn, the program to be executed can be altered easily.

Copyright © 2012 Pearson Education, Inc.

0-5

# **Terminology**

- Machine instruction: An instruction (or command) encoded as a bit pattern recognizable by the CPU
- Machine language: The set of all instructions recognized by a machine

Copyright © 2012 Pearson Education, Inc.

## **Machine Language Philosophies**

- Reduced Instruction Set Computing (RISC)
  - Few, simple, efficient, and fast instructions
  - Examples: PowerPC from Apple/IBM/Motorola and ARM
- Complex Instruction Set Computing (CISC)
  - Many, convenient, and powerful instructions
  - Example: Intel

Copyright © 2012 Pearson Education, Inc

0-7

## **Machine Instruction Types**

- Data Transfer: copy data from one location to another
- Arithmetic/Logic: use existing bit patterns to compute a new bit patterns
- Control: direct the execution of the program

Copyright © 2012 Pearson Education, Inc.

# Figure 2.2 Adding values stored in memory

- **Step 1.** Get one of the values to be added from memory and place it in a register.
- **Step 2.** Get the other value to be added from memory and place it in another register.
- Step 3. Activate the addition circuitry with the registers used in Steps 1 and 2 as inputs and another register designated to hold the result.
- Step 4. Store the result in memory.
- Step 5. Stop.

Copyright © 2012 Pearson Education, Inc.

0-9

# Figure 2.3 **Dividing values stored in memory**

- **Step 1.** LOAD a register with a value from memory.
- **Step 2.** LOAD another register with another value from memory.
- **Step 3.** If this second value is zero, JUMP to Step 6.
- Step 4. Divide the contents of the first register by the second register and leave the result in a third register.
- **Step 5.** STORE the contents of the third register in memory.

Step 6. STOP.


Copyright © 2012 Pearson Education, Inc.


#### Figure 2.4 The architecture of the machine described in Appendix C Central processing unit Main memory Address Cell Registers 00 Program counter □ 0 Bus 01 02 Instruction register 03 □ F Copyright © 2012 Pearson Education, Inc.

#### **Parts of a Machine Instruction**

- Op-code: Specifies which operation to execute
- Operand: Gives more detailed information about the operation
  - Interpretation of operand varies depending on op-code

Copyright © 2012 Pearson Education, Inc.






# Figure 2.7 An encoded version of the instructions in Figure 2.2


Encoded instructions	Translation	
156C	Load register 5 with the bit pattern found in the memory cell at address 6°C.	-
166D	Load register 6 with the bit pattern found in the memory cell at address 6D.	
5056	Add the contents of register 5 and 6 as though they were two's complement representation and leave the result in register 0.	
30 <b>6</b> E	Store the contents of register 0 in the memory cell at address 6E.	
C000	Halt.	
Copyright © 2012 Pearson Education, Inc.		0-


# **Program Execution**


- Controlled by two special-purpose registers
  - Program counter: address of next instruction
  - Instruction register: current instruction
- Machine Cycle
  - Fetch
  - Decode
  - Execute

Copyright © 2012 Pearson Education, Inc.










# Figure 2.11 Performing the fetch step of the machine cycle (cont'd)



b. Then the program counter is incremented so that it points to the next instruction.

Copyright © 2012 Pearson Education, Inc.


0-21

# **Arithmetic/Logic Operations**

- Logic: AND, OR, XOR
  - Masking
- Rotate and Shift: circular shift, logical shift, arithmetic shift
- · Arithmetic: add, subtract, multiply, divide
  - Precise action depends on how the values are encoded (two's complement versus floatingpoint).

Copyright © 2012 Pearson Education, Inc.






Copyright © 2012 Pearson Education, Inc.


0-23

# **Communicating with Other Devices**

- Controller: An intermediary apparatus that handles communication between the computer and a device
  - Specialized controllers for each type of device
  - General purpose controllers (USB and FireWire)
- Port: The point at which a device connects to a computer
- Memory-mapped I/O: CPU communicates with peripheral devices as though they were memory cells

Copyright © 2012 Pearson Education, Inc.





# **Communicating with Other Devices** (continued)

- Direct memory access (DMA): Main memory access by a controller over the bus
- Von Neumann Bottleneck: Insufficient bus speed impedes performance
- Handshaking: The process of coordinating the transfer of data between components

Copyright © 2012 Pearson Education, Inc.

0-27

# **Communicating with Other Devices** (continued)

- Parallel Communication: Several communication paths transfer bits simultaneously.
- Serial Communication: Bits are transferred one after the other over a single communication path.

Copyright © 2012 Pearson Education, Inc.

#### **Data Communication Rates**

- Measurement units
  - Bps: Bits per second
  - Kbps: Kilo-bps (1,000 bps)
  - Mbps: Mega-bps (1,000,000 bps)
  - Gbps: Giga-bps (1,000,000,000 bps)
- Bandwidth: Maximum available rate

Copyright © 2012 Pearson Education, Inc.

0-29

#### **Other Architectures**

- Technologies to increase throughput:
  - Pipelining: Overlap steps of the machine cycle
  - Parallel Processing: Use multiple processors simultaneously
    - SISD: No parallel processing
    - MIMD: Different programs, different data
    - SIMD: Same program, different data

Copyright © 2012 Pearson Education, Inc.